JPS6064454A - チツプキヤリアおよびその製造方法 - Google Patents
チツプキヤリアおよびその製造方法Info
- Publication number
- JPS6064454A JPS6064454A JP58172603A JP17260383A JPS6064454A JP S6064454 A JPS6064454 A JP S6064454A JP 58172603 A JP58172603 A JP 58172603A JP 17260383 A JP17260383 A JP 17260383A JP S6064454 A JPS6064454 A JP S6064454A
- Authority
- JP
- Japan
- Prior art keywords
- package
- metal plate
- conductive path
- chip
- metal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49805—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the leads being also applied on the sidewalls or the bottom of the substrate, e.g. leadless packages for surface mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58172603A JPS6064454A (ja) | 1983-09-19 | 1983-09-19 | チツプキヤリアおよびその製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58172603A JPS6064454A (ja) | 1983-09-19 | 1983-09-19 | チツプキヤリアおよびその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6064454A true JPS6064454A (ja) | 1985-04-13 |
| JPS6352469B2 JPS6352469B2 (cs) | 1988-10-19 |
Family
ID=15944917
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58172603A Granted JPS6064454A (ja) | 1983-09-19 | 1983-09-19 | チツプキヤリアおよびその製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6064454A (cs) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63246852A (ja) * | 1987-04-02 | 1988-10-13 | Ibiden Co Ltd | 半導体塔載用基板の製造方法 |
-
1983
- 1983-09-19 JP JP58172603A patent/JPS6064454A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63246852A (ja) * | 1987-04-02 | 1988-10-13 | Ibiden Co Ltd | 半導体塔載用基板の製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6352469B2 (cs) | 1988-10-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3885304A (en) | Electric circuit arrangement and method of making the same | |
| JPH11186468A (ja) | 半導体装置 | |
| US3919602A (en) | Electric circuit arrangement and method of making the same | |
| JPH01235170A (ja) | マイクロ入出力ピンおよびその製造方法 | |
| KR920000076B1 (ko) | 반도체장치 | |
| US10178768B2 (en) | Mounting substrate, method for manufacturing a mounting substrate, and mounted structure including an electronic component | |
| JP2016207860A (ja) | 半導体装置用リードフレームおよびその製造方法 | |
| JPS6064454A (ja) | チツプキヤリアおよびその製造方法 | |
| JPH025014B2 (cs) | ||
| JP4288277B2 (ja) | 半導体装置 | |
| CN112151489B (zh) | 引线框架、引线框架的形成方法及引线框架封装体 | |
| CN108305836B (zh) | 封装基板及其制法 | |
| JPS62285432A (ja) | 電気的接続材料のマイクロ形成方法 | |
| JP3699573B2 (ja) | 半導体装置とそれに用いられる回路部材およびそれらの製造方法 | |
| JPH0653383A (ja) | 半導体素子搭載用基板の製造方法 | |
| JPS58134450A (ja) | 半導体装置およびその製造方法 | |
| TWI291239B (en) | Manufacturing method for chip package structure | |
| JPS61166148A (ja) | 多層混成集積回路装置 | |
| JPH0621248Y2 (ja) | ピングリッドアレイパッケージ用回路基板 | |
| JPS6155247B2 (cs) | ||
| JPS5871644A (ja) | 半導体装置 | |
| JP2004319578A (ja) | 実装基板の製造方法および回路装置の製造方法 | |
| JPH01257394A (ja) | プリント配線板の製造方法 | |
| JPH0260006A (ja) | 導電性シートの製造方法 | |
| JPH06283646A (ja) | 半導体搭載用配線基板 |