JPS6054464A - 三次元集積回路装置 - Google Patents

三次元集積回路装置

Info

Publication number
JPS6054464A
JPS6054464A JP58163919A JP16391983A JPS6054464A JP S6054464 A JPS6054464 A JP S6054464A JP 58163919 A JP58163919 A JP 58163919A JP 16391983 A JP16391983 A JP 16391983A JP S6054464 A JPS6054464 A JP S6054464A
Authority
JP
Japan
Prior art keywords
layers
dimensional
yield
laminated
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58163919A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0518257B2 (enExample
Inventor
Junji Sakurai
桜井　潤治
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58163919A priority Critical patent/JPS6054464A/ja
Publication of JPS6054464A publication Critical patent/JPS6054464A/ja
Publication of JPH0518257B2 publication Critical patent/JPH0518257B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D88/00—Three-dimensional [3D] integrated devices

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Laminated Bodies (AREA)
  • Coils Or Transformers For Communication (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
JP58163919A 1983-09-05 1983-09-05 三次元集積回路装置 Granted JPS6054464A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58163919A JPS6054464A (ja) 1983-09-05 1983-09-05 三次元集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58163919A JPS6054464A (ja) 1983-09-05 1983-09-05 三次元集積回路装置

Publications (2)

Publication Number Publication Date
JPS6054464A true JPS6054464A (ja) 1985-03-28
JPH0518257B2 JPH0518257B2 (enExample) 1993-03-11

Family

ID=15783313

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58163919A Granted JPS6054464A (ja) 1983-09-05 1983-09-05 三次元集積回路装置

Country Status (1)

Country Link
JP (1) JPS6054464A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1072556C (zh) * 1995-12-27 2001-10-10 日立造船株式会社 瓦楞纤维板的折叠结构

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1072556C (zh) * 1995-12-27 2001-10-10 日立造船株式会社 瓦楞纤维板的折叠结构

Also Published As

Publication number Publication date
JPH0518257B2 (enExample) 1993-03-11

Similar Documents

Publication Publication Date Title
Bobba et al. Performance analysis of 3-D monolithic integrated circuits
TWI570586B (zh) 用於包括奈米線及２ｄ材料條之積體電路元件的設計工具
US7904849B2 (en) Ceramic package in which far end noise is reduced using capacitive cancellation by offset wiring
CN107112413A (zh) 具有充电互连和磁电节点的自旋轨道逻辑单元
CN106663593A (zh) 集成电路单元中的纳米线或2d材料带互连件
DE102017110226A1 (de) Füller für integrierte Schaltungen und Verfahren davon
DE112012004106T5 (de) Abgeflachte Substratoroberfläche für ein Bonden eines Substrats
JP2003249559A (ja) 多層配線装置および配線方法並びに配線特性解析・予測方法
CN105843976A (zh) 用于修改后的芯片设计的冗余填充方法
Iyer The evolution of dense embedded memory in high performance logic technologies
US4700316A (en) Automated book layout in static CMOS
CN106663594A (zh) 具有含不同数量的纳米线或2d材料带的晶体管的存储单元和逻辑单元
JPS6054464A (ja) 三次元集積回路装置
JPS6272144A (ja) 半導体装置
JP2002110805A (ja) 半導体デバイス
Kunikiyo et al. Test structure measuring inter-and intralayer coupling capacitance of interconnection with subfemtofarad resolution
US8775995B2 (en) Method and apparatus of core timing prediction of core logic in the chip-level implementation process through an over-core window on a chip-level routing layer
JPS63142656A (ja) セミカスタム半導体集積回路
DE112018001833T5 (de) Resonanz-taktschaltkreis mit magnetischer abschirmung
Bautista Tera-scale computing and interconnect challenges
JPS60145642A (ja) 半導体集積回路装置
JP2001274255A (ja) 半導体集積回路の自動配置配線方法
CN104716140A (zh) 在存储器mux1布局中具有多层引脚的器件
DE102018117704A1 (de) Lokale Zusammenschaltungsstruktur
JP2004303768A (ja) 半導体装置及びパターン発生方法