JPS6036694U - Sampling circuit for read image data signal - Google Patents
Sampling circuit for read image data signalInfo
- Publication number
- JPS6036694U JPS6036694U JP12887083U JP12887083U JPS6036694U JP S6036694 U JPS6036694 U JP S6036694U JP 12887083 U JP12887083 U JP 12887083U JP 12887083 U JP12887083 U JP 12887083U JP S6036694 U JPS6036694 U JP S6036694U
- Authority
- JP
- Japan
- Prior art keywords
- signal
- frequency
- image data
- data signal
- sampling circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図ａ〜ｆは従来の読み出し画像データ信号のサンプ
リング回路の動作説明用タイミングチャート、第２図は
この考案の読み出し画像データ信号のサンプリング回路
の１実施例のブロック図、第３図ａ〜ｉおよび第４図ａ
−１はそれぞれ第２図の動作説明用タイミングチャート
である。
３・・・第１フリツプフロツプ、７・・・選択部。
補正 昭５８．１０．２５
実用新案登録請求の範囲を次のように補正する。
Ｏ実用新案登録請求の範囲
画像データ信号発生装置の記憶部から画像データ信号を
読み出す読み出し用クロック信号の２倍の周波数の発振
信号を発生する発振部と、前記発趣乍夛を１／２分周し
て分周信号を出力する分周部と、前記分周信号と該分周
信号の反転信号とのうち前記読み出し用クロック信号に
位相の近い方をサンプリング信号として選択的に出力す
る選択部とを備えた読み出し画像データ信号のサンプリ
ング回路。1A to 1F are timing charts for explaining the operation of a conventional readout image data signal sampling circuit, FIG. 2 is a block diagram of an embodiment of the readout image data signal sampling circuit of the present invention, and FIGS. i and Figure 4a
-1 is a timing chart for explaining the operation of FIG. 2, respectively. 3...first flip-flop, 7...selection section. Amendment October 25, 1982 The scope of claims for utility model registration is amended as follows. O Utility Model Registration Claims An oscillation unit that generates an oscillation signal with a frequency twice that of a readout clock signal that reads out an image data signal from a storage unit of an image data signal generation device, and an oscillation unit that generates an oscillation signal with a frequency that is twice as high as the frequency of the readout clock signal that reads out an image data signal from a storage unit of an image data signal generation device; a frequency dividing unit that outputs a frequency-divided signal; and a selection unit that selectively outputs as a sampling signal the one of the frequency-divided signal and the inverted signal of the frequency-divided signal that is closer in phase to the readout clock signal. A sampling circuit for a readout image data signal, comprising:
Claims (1)
読み出す読み出し用クロック信号の２倍の周波数の倍周
信号を出力する倍周部と、前記倍周信号を１／２分周し
て分周信号を出力する分周部と、前記分周信号と該分周
信号の反転信号との−うち前記読み出し用クロック信号
に位相の近い方をサンプリング信号として選択的に出力
する選択部とを備えた読み出し画像データ信号のサンプ
リング回路。a frequency doubling unit that outputs a frequency doubled signal having twice the frequency of a reading clock signal for reading out the image data signal from the storage unit of the image data signal generation device; and a frequency division signal that divides the frequency of the doubled signal by 1/2. and a selection section that selectively outputs, as a sampling signal, the frequency-divided signal and the inverted signal of the frequency-divided signal, whichever has a phase closer to the readout clock signal. Image data signal sampling circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12887083U JPS6036694U (en) | 1983-08-19 | 1983-08-19 | Sampling circuit for read image data signal |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12887083U JPS6036694U (en) | 1983-08-19 | 1983-08-19 | Sampling circuit for read image data signal |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6036694U true JPS6036694U (en) | 1985-03-13 |
Family
ID=30292193
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12887083U Pending JPS6036694U (en) | 1983-08-19 | 1983-08-19 | Sampling circuit for read image data signal |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6036694U (en) |
-
1983
- 1983-08-19 JP JP12887083U patent/JPS6036694U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6036694U (en) | Sampling circuit for read image data signal | |
| JPS5999298U (en) | Dynamic memory access timing circuit | |
| JPS5986742U (en) | Programmable timing generation circuit | |
| JPS6140761U (en) | PLL circuit | |
| JPH01140667U (en) | ||
| JPS60103940U (en) | Frequency divider circuit | |
| JPS6080600U (en) | Electrically erasable PROM | |
| JPS59164335U (en) | pulse generator | |
| JPS59135518U (en) | Image memory writing and reading circuit | |
| JPS60111598U (en) | memory element | |
| JPS60111127U (en) | Phase shift device in eddy current flaw detector | |
| JPS60180135U (en) | signal generation circuit | |
| JPS6074336U (en) | pulse generator | |
| JPS59194198U (en) | digital signal storage | |
| JPS59174741U (en) | digital integrated circuit | |
| JPS58113147U (en) | Time constant switching circuit for digital differential analyzer | |
| JPS60164258U (en) | data transfer control device | |
| JPS59100351U (en) | Processor synchronous control circuit | |
| JPS6116663U (en) | personal information storage device | |
| JPS6123771U (en) | clamp circuit | |
| JPS59161185U (en) | Digital image display circuit | |
| JPS587217U (en) | Master clock generation circuit | |
| JPS59130144U (en) | Parity check circuit | |
| JPS5953441U (en) | microprocessor | |
| JPS586435U (en) | Multiphase generation circuit |