JPS6032450A - 時分割多重回路 - Google Patents

時分割多重回路

Info

Publication number
JPS6032450A
JPS6032450A JP14201883A JP14201883A JPS6032450A JP S6032450 A JPS6032450 A JP S6032450A JP 14201883 A JP14201883 A JP 14201883A JP 14201883 A JP14201883 A JP 14201883A JP S6032450 A JPS6032450 A JP S6032450A
Authority
JP
Japan
Prior art keywords
signal
circuit
speed
low
time division
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14201883A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0225573B2 (enrdf_load_stackoverflow
Inventor
Taichi Taniguchi
太一 谷口
Toshihiko Mitani
三谷 俊彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP14201883A priority Critical patent/JPS6032450A/ja
Publication of JPS6032450A publication Critical patent/JPS6032450A/ja
Publication of JPH0225573B2 publication Critical patent/JPH0225573B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/04Distributors combined with modulators or demodulators
    • H04J3/047Distributors with transistors or integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
JP14201883A 1983-08-03 1983-08-03 時分割多重回路 Granted JPS6032450A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14201883A JPS6032450A (ja) 1983-08-03 1983-08-03 時分割多重回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14201883A JPS6032450A (ja) 1983-08-03 1983-08-03 時分割多重回路

Publications (2)

Publication Number Publication Date
JPS6032450A true JPS6032450A (ja) 1985-02-19
JPH0225573B2 JPH0225573B2 (enrdf_load_stackoverflow) 1990-06-04

Family

ID=15305453

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14201883A Granted JPS6032450A (ja) 1983-08-03 1983-08-03 時分割多重回路

Country Status (1)

Country Link
JP (1) JPS6032450A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0225573B2 (enrdf_load_stackoverflow) 1990-06-04

Similar Documents

Publication Publication Date Title
JP2923427B2 (ja) メモリを有するatm交換装置
US6226295B1 (en) High speed programmable counter
US4972407A (en) Time-division switching circuit transforming data formats
JPS58205347A (ja) 情報再配列装置
JPS6032450A (ja) 時分割多重回路
RU2180992C2 (ru) Переключатель с однобитовым разрешением
JP2001092771A (ja) 記憶装置、記憶装置用の制御装置及びこれらを用いた記憶システム
JPS6188626A (ja) 時分割多重信号生成回路
CA2111433A1 (en) Asynchronous transfer mode (atm) expanded internal cell format
JPS6219120B2 (enrdf_load_stackoverflow)
JPS625399B2 (enrdf_load_stackoverflow)
JP2702171B2 (ja) フレーム変換回路
US7292603B2 (en) Memory-efficient conversion between differing data transport formats of SONET overhead data
JP2697460B2 (ja) クロック乗換回路
JPS61116496A (ja) 時間スイツチモジユ−ル
JP2778736B2 (ja) 回線設定回路
JPS61121597A (ja) 時分割通話路方式及び装置
JP2765887B2 (ja) データ多重方式
JPH0220136A (ja) 遅延等化回路
JP3034548B2 (ja) 時間スイッチ
JPS61240726A (ja) メモリ回路装置
JPH04271629A (ja) マルチフレーム変換方法
JPS6224997B2 (enrdf_load_stackoverflow)
JP2001144713A (ja) n面バッファ方式による時分割スイッチ
JPH0145784B2 (enrdf_load_stackoverflow)