JPS6030539U - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS6030539U
JPS6030539U JP1983123362U JP12336283U JPS6030539U JP S6030539 U JPS6030539 U JP S6030539U JP 1983123362 U JP1983123362 U JP 1983123362U JP 12336283 U JP12336283 U JP 12336283U JP S6030539 U JPS6030539 U JP S6030539U
Authority
JP
Japan
Prior art keywords
terminals
semiconductor equipment
electrodes
substrate
longitudinal direction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1983123362U
Other languages
English (en)
Inventor
仁平 一也
Original Assignee
富士電機株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 富士電機株式会社 filed Critical 富士電機株式会社
Priority to JP1983123362U priority Critical patent/JPS6030539U/ja
Publication of JPS6030539U publication Critical patent/JPS6030539U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Bipolar Integrated Circuits (AREA)
  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【図面の簡単な説明】
第1図はダーリントントランジスタの回路図、第2図は
従来の2並列ダーリントントランジスタの平面図、第3
図は本考案の一実施例の平面図である。

Claims (1)

    【実用新案登録請求の範囲】
  1. 基板上に固定された半導体チップの一表面上の複数の電
    極が同様に前記基板上に固定される三つ以上の外部引出
    し端子のいずれかとそれぞれ導線によって接続されるも
    のにおいて、外部引出し端子がその長手方向を半導体チ
    ップめ対向する両辺に平行に位置し、チップ上の電極と
    の接続導線が前記端子の長手方向にほぼ直角に位置する
    ことを特徴とする半導体装置。
JP1983123362U 1983-08-09 1983-08-09 半導体装置 Pending JPS6030539U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1983123362U JPS6030539U (ja) 1983-08-09 1983-08-09 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1983123362U JPS6030539U (ja) 1983-08-09 1983-08-09 半導体装置

Publications (1)

Publication Number Publication Date
JPS6030539U true JPS6030539U (ja) 1985-03-01

Family

ID=30281628

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1983123362U Pending JPS6030539U (ja) 1983-08-09 1983-08-09 半導体装置

Country Status (1)

Country Link
JP (1) JPS6030539U (ja)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5028272A (ja) * 1973-07-11 1975-03-22
JPS5287363A (en) * 1976-01-17 1977-07-21 Nec Corp Semiconductor packdage
JPS54573A (en) * 1977-06-02 1979-01-05 Mitsubishi Electric Corp Transistor
JPS5664459A (en) * 1979-10-29 1981-06-01 Toshiba Corp Transistor amplifier

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5028272A (ja) * 1973-07-11 1975-03-22
JPS5287363A (en) * 1976-01-17 1977-07-21 Nec Corp Semiconductor packdage
JPS54573A (en) * 1977-06-02 1979-01-05 Mitsubishi Electric Corp Transistor
JPS5664459A (en) * 1979-10-29 1981-06-01 Toshiba Corp Transistor amplifier

Similar Documents

Publication Publication Date Title
JPS6030539U (ja) 半導体装置
JPS602832U (ja) 半導体装置
JPS6115753U (ja) 半導体装置
JPS5929051U (ja) 半導体装置
JPS58131638U (ja) 混成集積回路装置
JPS59145047U (ja) 半導体装置
JPS60163744U (ja) 半導体集積回路装置
JPS59152746U (ja) パワ−トランジスタの素子構造
JPS60169860U (ja) 混成集積回路
JPS59149697U (ja) スイツチング回路部品
JPS6088562U (ja) 半導体装置
JPS59123348U (ja) 混成集積回路装置
JPS58170835U (ja) 半導体装置
JPS5829846U (ja) チツプ型トランジスタ
JPS6033441U (ja) 半導体装置
JPS59119044U (ja) 半導体装置
JPS6117756U (ja) 半導体装置
JPS5911442U (ja) 半導体集積回路装置
JPS592137U (ja) 半導体装置
JPS6039277U (ja) 配線基板装置
JPS6122380U (ja) 混成集積回路基板
JPS58191637U (ja) 半導体装置用内部接続端子
JPS6078139U (ja) 混成集積回路装置
JPS6061742U (ja) 集積回路装置
JPS60141154U (ja) 混成回路