JPS6027222A - 位相比較回路 - Google Patents
位相比較回路Info
- Publication number
- JPS6027222A JPS6027222A JP58134565A JP13456583A JPS6027222A JP S6027222 A JPS6027222 A JP S6027222A JP 58134565 A JP58134565 A JP 58134565A JP 13456583 A JP13456583 A JP 13456583A JP S6027222 A JPS6027222 A JP S6027222A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- output
- signal
- phase
- period
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000001514 detection method Methods 0.000 claims description 34
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 5
- 230000000630 rising effect Effects 0.000 abstract description 9
- 238000010586 diagram Methods 0.000 description 16
- 239000003990 capacitor Substances 0.000 description 12
- 230000008859 change Effects 0.000 description 8
- 230000003111 delayed effect Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 230000007257 malfunction Effects 0.000 description 4
- 230000007704 transition Effects 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 230000007423 decrease Effects 0.000 description 2
- 238000010791 quenching Methods 0.000 description 2
- 239000002131 composite material Substances 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
- H03K5/26—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being duration, interval, position, frequency, or sequence
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Nonlinear Science (AREA)
- Manipulation Of Pulses (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58134565A JPS6027222A (ja) | 1983-07-22 | 1983-07-22 | 位相比較回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58134565A JPS6027222A (ja) | 1983-07-22 | 1983-07-22 | 位相比較回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6027222A true JPS6027222A (ja) | 1985-02-12 |
JPH0468813B2 JPH0468813B2 (enrdf_load_html_response) | 1992-11-04 |
Family
ID=15131304
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58134565A Granted JPS6027222A (ja) | 1983-07-22 | 1983-07-22 | 位相比較回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6027222A (enrdf_load_html_response) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5440274A (en) * | 1991-11-28 | 1995-08-08 | Texas Instruments Deutschland Gmbh | Phase detector circuit and PLL circuit equipped therewith |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55104125A (en) * | 1979-02-02 | 1980-08-09 | Sanyo Electric Co Ltd | Digital signal phase comparator |
JPS5636225A (en) * | 1979-08-31 | 1981-04-09 | Matsushita Electric Ind Co Ltd | Phase comparing circuit |
-
1983
- 1983-07-22 JP JP58134565A patent/JPS6027222A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55104125A (en) * | 1979-02-02 | 1980-08-09 | Sanyo Electric Co Ltd | Digital signal phase comparator |
JPS5636225A (en) * | 1979-08-31 | 1981-04-09 | Matsushita Electric Ind Co Ltd | Phase comparing circuit |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5440274A (en) * | 1991-11-28 | 1995-08-08 | Texas Instruments Deutschland Gmbh | Phase detector circuit and PLL circuit equipped therewith |
Also Published As
Publication number | Publication date |
---|---|
JPH0468813B2 (enrdf_load_html_response) | 1992-11-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100505545C (zh) | 占空度校正电路和具有该电路的延迟锁相环 | |
TW449956B (en) | Digital phase locked loop capable of suppressing jitter | |
US6490207B2 (en) | Delay-locked loop with binary-coupled capacitor | |
JP3191212B2 (ja) | 周波数倍加回路 | |
US7457191B2 (en) | Apparatus and method of generating output enable signal for semiconductor memory apparatus | |
Ryu et al. | A DLL with dual edge triggered phase detector for fast lock and low jitter clock generator | |
US5963058A (en) | Phase frequency detector | |
US5357204A (en) | One-shot clock generator circuit | |
US20040017237A1 (en) | Single-event upset immune flip-flop circuit | |
US20040263226A1 (en) | Delay locked loop (DLL) circuit and method for locking clock delay by using the same | |
US6653876B2 (en) | Method and apparatus for synthesizing a clock signal using a compact and low power delay locked loop (DLL) | |
JPH0946189A (ja) | クロック供給回路 | |
US5155382A (en) | Two-stage CMOS latch with single-wire clock | |
US6700425B1 (en) | Multi-phase clock generators that utilize differential signals to achieve reduced setup and hold times | |
KR20030043600A (ko) | 두 개의 클럭 신호의 위상을 정확하게 비교하는 위상비교기 및 그것을 이용한 클럭 발생 회로 | |
JPS6027222A (ja) | 位相比較回路 | |
JPH10276083A (ja) | 偶数奇数分周回路 | |
US20040119544A1 (en) | Differential charge pump and phase locked loop having the same | |
JPS6038931A (ja) | 位相比較回路 | |
JPH0846497A (ja) | 周波数位相比較器 | |
JP3130592B2 (ja) | 二相クロック発生回路 | |
JP2002176343A (ja) | 半導体集積回路装置 | |
CN217643314U (zh) | 脉冲宽度可调的时钟生成电路 | |
JP2928485B2 (ja) | 位相比較器 | |
JPH0136733B2 (enrdf_load_html_response) |