JPH0468813B2 - - Google Patents

Info

Publication number
JPH0468813B2
JPH0468813B2 JP58134565A JP13456583A JPH0468813B2 JP H0468813 B2 JPH0468813 B2 JP H0468813B2 JP 58134565 A JP58134565 A JP 58134565A JP 13456583 A JP13456583 A JP 13456583A JP H0468813 B2 JPH0468813 B2 JP H0468813B2
Authority
JP
Japan
Prior art keywords
circuit
output
phase
signal
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58134565A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6027222A (ja
Inventor
Shiro Kato
Norio Meki
Mitsuo Chiba
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP58134565A priority Critical patent/JPS6027222A/ja
Publication of JPS6027222A publication Critical patent/JPS6027222A/ja
Publication of JPH0468813B2 publication Critical patent/JPH0468813B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
    • H03K5/26—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being duration, interval, position, frequency, or sequence
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Manipulation Of Pulses (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP58134565A 1983-07-22 1983-07-22 位相比較回路 Granted JPS6027222A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58134565A JPS6027222A (ja) 1983-07-22 1983-07-22 位相比較回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58134565A JPS6027222A (ja) 1983-07-22 1983-07-22 位相比較回路

Publications (2)

Publication Number Publication Date
JPS6027222A JPS6027222A (ja) 1985-02-12
JPH0468813B2 true JPH0468813B2 (enrdf_load_html_response) 1992-11-04

Family

ID=15131304

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58134565A Granted JPS6027222A (ja) 1983-07-22 1983-07-22 位相比較回路

Country Status (1)

Country Link
JP (1) JPS6027222A (enrdf_load_html_response)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4139117C1 (enrdf_load_html_response) * 1991-11-28 1993-06-09 Texas Instruments Deutschland Gmbh, 8050 Freising, De

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55104125A (en) * 1979-02-02 1980-08-09 Sanyo Electric Co Ltd Digital signal phase comparator
JPS5636225A (en) * 1979-08-31 1981-04-09 Matsushita Electric Ind Co Ltd Phase comparing circuit

Also Published As

Publication number Publication date
JPS6027222A (ja) 1985-02-12

Similar Documents

Publication Publication Date Title
JP3299636B2 (ja) ジッタが補償される低電力の位相ロック・ループとその方法
JP3191212B2 (ja) 周波数倍加回路
US6198317B1 (en) Frequency multiplication circuit
US6157226A (en) Clock generator
KR100251263B1 (ko) 주파수 체배 회로
JPH11110065A (ja) 内部クロック信号発生回路
US6066988A (en) Phase locked loop circuit with high stability having a reset signal generating circuit
US5357204A (en) One-shot clock generator circuit
US6774679B2 (en) Semiconductor integrated circuit
EP0238041A2 (en) Phase locked loop circuit
US4750193A (en) Phase-locked data detector
JP2008131353A (ja) Ｐｌｌロック検出回路および半導体装置
CN115765728A (zh) 一种鉴频鉴相器及锁相环
JP2917892B2 (ja) 半導体集積回路
US7368954B2 (en) Phase comparison circuit and CDR circuit
JPH0468813B2 (enrdf_load_html_response)
CN100495925C (zh) 一种有效抑制倍频误锁的鉴频鉴相器电路
JP3258313B2 (ja) 集積回路フェーズロックドループ電荷ポンプ
JPH0414809B2 (enrdf_load_html_response)
US7132863B2 (en) Digital clock frequency doubler
JPH0846497A (ja) 周波数位相比較器
JPH0964731A (ja) 位相同期回路
JP2525138B2 (ja) 書込み補償回路
JP2007295165A (ja) チャージポンプ回路及びこれを用いたｐｌｌ回路
KR200188170Y1 (ko) 클럭 발생기