JPS60238961A - 情報処理装置 - Google Patents

情報処理装置

Info

Publication number
JPS60238961A
JPS60238961A JP60087333A JP8733385A JPS60238961A JP S60238961 A JPS60238961 A JP S60238961A JP 60087333 A JP60087333 A JP 60087333A JP 8733385 A JP8733385 A JP 8733385A JP S60238961 A JPS60238961 A JP S60238961A
Authority
JP
Japan
Prior art keywords
peripheral device
peripheral
register
configuration
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60087333A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0535457B2 (nl
Inventor
Pooru Deitsukii Jieimuzu
ジエイムズ・ポール・デイツキイ
Emu Rabinouitsutsu Deibitsudo
デイビツド・エム・ラビノウイツツ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hewlett Packard Japan Inc
Original Assignee
Yokogawa Hewlett Packard Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yokogawa Hewlett Packard Ltd filed Critical Yokogawa Hewlett Packard Ltd
Priority to JP60087333A priority Critical patent/JPS60238961A/ja
Publication of JPS60238961A publication Critical patent/JPS60238961A/ja
Publication of JPH0535457B2 publication Critical patent/JPH0535457B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/177Initialisation or configuration control

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP60087333A 1984-05-11 1985-04-23 情報処理装置 Granted JPS60238961A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60087333A JPS60238961A (ja) 1984-05-11 1985-04-23 情報処理装置

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP60087333A JPS60238961A (ja) 1984-05-11 1985-04-23 情報処理装置
US609376 1990-11-05

Publications (2)

Publication Number Publication Date
JPS60238961A true JPS60238961A (ja) 1985-11-27
JPH0535457B2 JPH0535457B2 (nl) 1993-05-26

Family

ID=13911944

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60087333A Granted JPS60238961A (ja) 1984-05-11 1985-04-23 情報処理装置

Country Status (1)

Country Link
JP (1) JPS60238961A (nl)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62172476A (ja) * 1986-01-24 1987-07-29 Asahi Optical Co Ltd 測定デ−タ処理装置
JPH04320562A (ja) * 1991-03-28 1992-11-11 Internatl Business Mach Corp <Ibm> 入出力装置の再構成管理システム及び方法並びに入出力装置に対するアクセスシリアル化方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62172476A (ja) * 1986-01-24 1987-07-29 Asahi Optical Co Ltd 測定デ−タ処理装置
JPH04320562A (ja) * 1991-03-28 1992-11-11 Internatl Business Mach Corp <Ibm> 入出力装置の再構成管理システム及び方法並びに入出力装置に対するアクセスシリアル化方法

Also Published As

Publication number Publication date
JPH0535457B2 (nl) 1993-05-26

Similar Documents

Publication Publication Date Title
US4775931A (en) Dynamically configured computing device
US5724529A (en) Computer system with multiple PC card controllers and a method of controlling I/O transfers in the system
US4349870A (en) Microcomputer with programmable multi-function port
JP3030342B2 (ja) カード
US5511227A (en) Method for configuring a composite drive for a disk drive array controller
JP2007035058A (ja) コンピュータシステム中の複数のエージェントをコンフィギュレーションする方法及びそのための装置
JPS58127259A (ja) デ−タ処理システムにおけるメモリモジユ−ル選択及び再構成装置
US6070204A (en) Method and apparatus for using universal serial bus keyboard to control DOS operations
JP3940435B2 (ja) ダイレクト・メモリ・アクセス(dma)バイト・スワッピングを実行する方法および装置
JPS58501294A (ja) 記憶装置直接アクセス装置のための拡張アドレシング装置及び方法
US5146605A (en) Direct control facility for multiprocessor network
JPH04315253A (ja) 電子機器
US5448710A (en) Dynamically configurable interface cards with variable memory size
EP0338317B1 (en) Information processor operative both in direct mapping and in bank mapping and the method of switching the mapping schemes
EP0395377B1 (en) Status register for microprocessor
JPS60238961A (ja) 情報処理装置
JPH06195302A (ja) システム制御装置の識別が可能なコンピュータ・システム
JPH04302041A (ja) メモリーのアドレス指定デバイス
US4814977A (en) Apparatus and method for direct memory to peripheral and peripheral to memory data transfers
EP0543607B1 (en) Image processing system
US5408666A (en) Method and apparatus for loading a program into a program memory from a mailbox or an external ROM
US5841995A (en) Data bus controller having a level setting circuit
US20010039608A1 (en) Architecture and configuring method for a computer expansion board
JPS59112325A (ja) 電子計算機システム
WO2000014645A1 (en) Method and apparatus for comparing an address sent on a bus to a device&#39;s assigned address or addresses

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term