JPS60198763A - ピン付基板およびその製造方法 - Google Patents

ピン付基板およびその製造方法

Info

Publication number
JPS60198763A
JPS60198763A JP5491284A JP5491284A JPS60198763A JP S60198763 A JPS60198763 A JP S60198763A JP 5491284 A JP5491284 A JP 5491284A JP 5491284 A JP5491284 A JP 5491284A JP S60198763 A JPS60198763 A JP S60198763A
Authority
JP
Japan
Prior art keywords
layer
metal
film
substrate
titanium
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP5491284A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0227818B2 (enrdf_load_stackoverflow
Inventor
Yuzo Shimada
嶋田 勇三
Kazuaki Uchiumi
和明 内海
Hideo Takamizawa
秀男 高見沢
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP5491284A priority Critical patent/JPS60198763A/ja
Publication of JPS60198763A publication Critical patent/JPS60198763A/ja
Publication of JPH0227818B2 publication Critical patent/JPH0227818B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0306Inorganic insulating substrates, e.g. ceramic, glass
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/09Use of materials for the conductive, e.g. metallic pattern
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/02Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • H05K3/061Etching masks
    • H05K3/064Photoresists

Landscapes

  • Engineering & Computer Science (AREA)
  • Ceramic Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP5491284A 1984-03-22 1984-03-22 ピン付基板およびその製造方法 Granted JPS60198763A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5491284A JPS60198763A (ja) 1984-03-22 1984-03-22 ピン付基板およびその製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5491284A JPS60198763A (ja) 1984-03-22 1984-03-22 ピン付基板およびその製造方法

Publications (2)

Publication Number Publication Date
JPS60198763A true JPS60198763A (ja) 1985-10-08
JPH0227818B2 JPH0227818B2 (enrdf_load_stackoverflow) 1990-06-20

Family

ID=12983809

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5491284A Granted JPS60198763A (ja) 1984-03-22 1984-03-22 ピン付基板およびその製造方法

Country Status (1)

Country Link
JP (1) JPS60198763A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61146958U (enrdf_load_stackoverflow) * 1985-03-04 1986-09-10

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58119663A (ja) * 1981-12-31 1983-07-16 インタ−ナシヨナル ビジネス マシ−ンズ コ−ポレ−シヨン 接続ピンの結合方法

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58119663A (ja) * 1981-12-31 1983-07-16 インタ−ナシヨナル ビジネス マシ−ンズ コ−ポレ−シヨン 接続ピンの結合方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61146958U (enrdf_load_stackoverflow) * 1985-03-04 1986-09-10

Also Published As

Publication number Publication date
JPH0227818B2 (enrdf_load_stackoverflow) 1990-06-20

Similar Documents

Publication Publication Date Title
US4463059A (en) Layered metal film structures for LSI chip carriers adapted for solder bonding and wire bonding
US4525383A (en) Method for manufacturing multilayer circuit substrate
JPH08306816A (ja) 電極パッド
JPS60198763A (ja) ピン付基板およびその製造方法
JP3086081B2 (ja) 配線基板とその製造方法
JPH0227817B2 (enrdf_load_stackoverflow)
JP3723350B2 (ja) 配線基板およびその製造方法
JPS60198762A (ja) ピン付基板およびその製造方法
JPH0575255A (ja) 混成基板とこれを搭載する回路モジユールおよびその製造方法
JPH0230185B2 (enrdf_load_stackoverflow)
JP3287285B2 (ja) ガラスセラミックス配線基板の製造方法
JPS6196754A (ja) ピン付き基板
JPS6181659A (ja) ピン付き基板
JPH0760882B2 (ja) ろう付け方法
JPS6227733B2 (enrdf_load_stackoverflow)
JPS62291153A (ja) セラミツク配線基板
JPH0136998B2 (enrdf_load_stackoverflow)
JPH0136999B2 (enrdf_load_stackoverflow)
JPS58161351A (ja) ガラス封止半導体装置
JPH11265899A (ja) 配線基板
JPH01238132A (ja) 半田接続用電極及び半田接続用電極の製造方法
JPS5893397A (ja) 配線基板の製造方法
JPS62291154A (ja) セラミツク配線基板
JPH0548269A (ja) 多層配線基板の製造方法
JPS61158166A (ja) 突起金属形成用基板の製造方法

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term