JPS60166036U - Preset data writing device - Google Patents
Preset data writing deviceInfo
- Publication number
- JPS60166036U JPS60166036U JP5322184U JP5322184U JPS60166036U JP S60166036 U JPS60166036 U JP S60166036U JP 5322184 U JP5322184 U JP 5322184U JP 5322184 U JP5322184 U JP 5322184U JP S60166036 U JPS60166036 U JP S60166036U
- Authority
- JP
- Japan
- Prior art keywords
- data
- storage device
- address
- preset data
- data writing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は従来のプリセットデータ書込みタイミングを示
す図、第２図は本考案の一実施例を示す回路図、第３図
は第２図の各部タイムチャートである。
１・・・ＣＰＵ、 ２・・・記憶装置、３・・・切換回
路、４・・・アドレスカウンタζ５・・・固定データ発
生器。FIG. 1 is a diagram showing conventional preset data writing timing, FIG. 2 is a circuit diagram showing an embodiment of the present invention, and FIG. 3 is a time chart of each part of FIG. 2. DESCRIPTION OF SYMBOLS 1...CPU, 2...Storage device, 3...Switching circuit, 4...Address counter ζ5...Fixed data generator.
Claims (1)
ータのアドレスをクロック計数で順次発生するアドレス
カウンタと、上記プリセットデータとして固定データを
発生する固定データ発生器と、通常時はコンピュータ内
部バスからのアドレス、データ、コントロール信号を上
記記憶装置に与えシステムリセット時は上記アドレスカ
ウンターのアドレス及び上記固定データを記憶装置に与
えて該記憶装置に固定データを書込ませる切換回路とを
備えたことを特徴とするプリセットデータ書込み装置。An address counter that sequentially generates the address of preset data to be written into the computer's internal storage device by clock counting, a fixed data generator that generates fixed data as the preset data, and normally an address and data from the computer's internal bus. , a switching circuit that applies a control signal to the storage device and, when resetting the system, applies the address of the address counter and the fixed data to the storage device to write the fixed data in the storage device. Data writing device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5322184U JPS60166036U (en) | 1984-04-11 | 1984-04-11 | Preset data writing device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5322184U JPS60166036U (en) | 1984-04-11 | 1984-04-11 | Preset data writing device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS60166036U true JPS60166036U (en) | 1985-11-05 |
Family
ID=30573877
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5322184U Pending JPS60166036U (en) | 1984-04-11 | 1984-04-11 | Preset data writing device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60166036U (en) |
-
1984
- 1984-04-11 JP JP5322184U patent/JPS60166036U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS60166036U (en) | Preset data writing device | |
| JPS5851361U (en) | Microcomputer control circuit | |
| JPS6034644U (en) | electronic equipment | |
| JPS61168761U (en) | ||
| JPS59118048U (en) | Bidirectional direct memory access transfer circuit | |
| JPS5872798U (en) | PROM writing confirmation device | |
| JPS6080600U (en) | Electrically erasable PROM | |
| JPS59130146U (en) | memory device | |
| JPS6074297U (en) | RAM access circuit | |
| JPS60164258U (en) | data transfer control device | |
| JPS60184144U (en) | microcomputer device | |
| JPS59134838U (en) | memory access recording device | |
| JPS58171563U (en) | stage signal tracer | |
| JPS60131056U (en) | Built-in memory LSI | |
| JPS6065843U (en) | Memory address expansion circuit | |
| JPS58140599U (en) | Dynamic random access memory control circuit | |
| JPS59182762U (en) | information processing equipment | |
| JPS58118599U (en) | Storage device | |
| JPS5811793U (en) | graphic display device | |
| JPS58165799U (en) | Refresh control circuit for semiconductor storage devices | |
| JPS5978595U (en) | Memory stop circuit | |
| JPS5939499U (en) | Main memory error bit display circuit | |
| JPS617000U (en) | Built-in memory LSI | |
| JPS60192021U (en) | Power cutoff control device | |
| JPS5866438U (en) | Timing signal generation circuit |