JPS61168761U - - Google Patents
Info
- Publication number
- JPS61168761U JPS61168761U JP5128885U JP5128885U JPS61168761U JP S61168761 U JPS61168761 U JP S61168761U JP 5128885 U JP5128885 U JP 5128885U JP 5128885 U JP5128885 U JP 5128885U JP S61168761 U JPS61168761 U JP S61168761U
- Authority
- JP
- Japan
- Prior art keywords
- image data
- mask data
- ram
- address
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000000873 masking effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Image Processing (AREA)
- Editing Of Facsimile Originals (AREA)
Description
第1図は本考案による画像入力装置を示すブロ
ツク回路図、第2図は第1図の説明に使用する波
形図である。
1:カウンタ、2:CPU、3:データセレク
タ、4:出力ポート、5:RAM、6:フリツプ
フロツプ、7:アンド回路、8:フリツプフロツ
プ、9:アドレスバス、10:データバス、t1
〜t5:端子。
FIG. 1 is a block circuit diagram showing an image input device according to the present invention, and FIG. 2 is a waveform diagram used to explain FIG. 1. 1: Counter, 2: CPU, 3: Data selector, 4: Output port, 5: RAM, 6: Flip-flop, 7: AND circuit, 8: Flip-flop, 9: Address bus, 10: Data bus, t1
~t5: Terminal.
Claims (1)
AMと、このRAMに対するアドレス信号を順次
発生させるアドレス手段と、上記アドレス信号に
基づき上記RAMから上記マスクデータを順次読
み出す手段と、上記記憶手段から読み出された上
記マスクデータと縮小すべき画像データとの論理
積をとることにより画像データをマスクする手段
とを備えた画像入力装置。 R in which mask data corresponding to the reduction ratio is stored
AM, address means for sequentially generating address signals for the RAM, means for sequentially reading out the mask data from the RAM based on the address signal, and the mask data read from the storage means and the image data to be reduced. an image input device comprising means for masking image data by performing a logical AND with the image data.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5128885U JPS61168761U (en) | 1985-04-05 | 1985-04-05 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5128885U JPS61168761U (en) | 1985-04-05 | 1985-04-05 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS61168761U true JPS61168761U (en) | 1986-10-20 |
Family
ID=30570193
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5128885U Pending JPS61168761U (en) | 1985-04-05 | 1985-04-05 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61168761U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01314329A (en) * | 1988-06-14 | 1989-12-19 | Fujitsu Ltd | Image data processor |
-
1985
- 1985-04-05 JP JP5128885U patent/JPS61168761U/ja active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01314329A (en) * | 1988-06-14 | 1989-12-19 | Fujitsu Ltd | Image data processor |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS61168761U (en) | ||
JPS5990995U (en) | display device | |
JPS5881654U (en) | arithmetic processing unit | |
JPS5836445U (en) | Data selection circuit | |
JPS5847180U (en) | integrated circuit test clip | |
JPS6034644U (en) | electronic equipment | |
JPS60109133U (en) | semiconductor integrated circuit | |
JPS5811332U (en) | Waveform shaping circuit | |
JPS60166036U (en) | Preset data writing device | |
JPH0328596U (en) | ||
JPS58107633U (en) | Output circuit | |
JPS5940940U (en) | Register check circuit | |
JPS6146590U (en) | image reduction device | |
JPS63168549U (en) | ||
JPS58171563U (en) | stage signal tracer | |
JPS60163376U (en) | comparison tester | |
JPS59152827U (en) | Pulse generation circuit | |
JPS5811793U (en) | graphic display device | |
JPS5953455U (en) | display controller | |
JPS59182762U (en) | information processing equipment | |
JPS59138773U (en) | Threshold measurement device | |
JPS5985969U (en) | circuit checker | |
JPS5866366U (en) | Pulse period measuring device | |
JPS5978595U (en) | Memory stop circuit | |
JPS6095650U (en) | Stack overflow detection circuit |