JPS59134838U - memory access recording device - Google Patents
memory access recording deviceInfo
- Publication number
- JPS59134838U JPS59134838U JP2844083U JP2844083U JPS59134838U JP S59134838 U JPS59134838 U JP S59134838U JP 2844083 U JP2844083 U JP 2844083U JP 2844083 U JP2844083 U JP 2844083U JP S59134838 U JPS59134838 U JP S59134838U
- Authority
- JP
- Japan
- Prior art keywords
- recording device
- memory access
- access recording
- data
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Multi Processors (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
図面は本考案の一実施例を示すブロック図である。
１・・・ｃｐｕ、２・・・主メモリ、３・・・バス、４
・・・メモリアクセス記録装置、４Ａ・・・補助ＣＰＵ
、 ４Ｂ・・・ＡＭ０The drawing is a block diagram showing an embodiment of the present invention. 1... CPU, 2... Main memory, 3... Bus, 4
...Memory access recording device, 4A...Auxiliary CPU
, 4B...AM0
Claims (1)
取出す動作に同期してそのデータのアドレスを取出す補
助ＣＰＵと、前記アドレス及び実行したデータを格納す
るＲＡＭとを備えてなるメモリアクセス記録装置。A memory access recording device comprising: an auxiliary CPU that retrieves the address of data in synchronization with the operation of the CPU of a computer system to retrieve data from a main memory; and a RAM that stores the address and the executed data.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2844083U JPS59134838U (en) | 1983-02-28 | 1983-02-28 | memory access recording device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2844083U JPS59134838U (en) | 1983-02-28 | 1983-02-28 | memory access recording device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS59134838U true JPS59134838U (en) | 1984-09-08 |
Family
ID=30159328
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2844083U Pending JPS59134838U (en) | 1983-02-28 | 1983-02-28 | memory access recording device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59134838U (en) |
-
1983
- 1983-02-28 JP JP2844083U patent/JPS59134838U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS59192740U (en) | computer equipment | |
| JPS6034648U (en) | Memory paging system in microcomputer | |
| JPS59134838U (en) | memory access recording device | |
| JPS59104400U (en) | data storage device | |
| JPS5881654U (en) | arithmetic processing unit | |
| JPS59187850U (en) | memory circuit addressing device | |
| JPS6030050U (en) | Data memory access method | |
| JPS58147050U (en) | information processing equipment | |
| JPS59118048U (en) | Bidirectional direct memory access transfer circuit | |
| JPS5920351U (en) | Adder circuit in microcomputer | |
| JPS63168549U (en) | ||
| JPS59182762U (en) | information processing equipment | |
| JPS60117654U (en) | Simulator for power system operation training | |
| JPS6065843U (en) | Memory address expansion circuit | |
| JPS60153349U (en) | computer equipment | |
| JPS6074297U (en) | RAM access circuit | |
| JPS58108547U (en) | data transfer device | |
| JPS6087050U (en) | data transfer control device | |
| JPS60131056U (en) | Built-in memory LSI | |
| JPS58155041U (en) | BUS monitor device | |
| JPS60166036U (en) | Preset data writing device | |
| JPS6047059U (en) | Computer-connected electronic disk device | |
| JPS58101249U (en) | data access processing device | |
| JPS60167462U (en) | Image processing device | |
| JPS6130140U (en) | data transfer device |