JPS6015920A - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法Info
- Publication number
- JPS6015920A JPS6015920A JP58123230A JP12323083A JPS6015920A JP S6015920 A JPS6015920 A JP S6015920A JP 58123230 A JP58123230 A JP 58123230A JP 12323083 A JP12323083 A JP 12323083A JP S6015920 A JPS6015920 A JP S6015920A
- Authority
- JP
- Japan
- Prior art keywords
- tungsten
- resist
- gate
- film
- electron beam
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H10P95/00—
Landscapes
- Electrodes Of Semiconductors (AREA)
- Drying Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electron Beam Exposure (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58123230A JPS6015920A (ja) | 1983-07-08 | 1983-07-08 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58123230A JPS6015920A (ja) | 1983-07-08 | 1983-07-08 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6015920A true JPS6015920A (ja) | 1985-01-26 |
| JPH0423824B2 JPH0423824B2 (enExample) | 1992-04-23 |
Family
ID=14855417
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58123230A Granted JPS6015920A (ja) | 1983-07-08 | 1983-07-08 | 半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6015920A (enExample) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6333250B1 (en) | 1998-12-28 | 2001-12-25 | Hyundai Electronics Industries Co., Ltd. | Method of forming gate electrode in semiconductor device |
| US6340629B1 (en) | 1998-12-22 | 2002-01-22 | Hyundai Electronics Industries Co., Ltd. | Method for forming gate electrodes of semiconductor device using a separated WN layer |
| US6468914B1 (en) | 1998-12-29 | 2002-10-22 | Hyundai Electronics Industries Co., Ltd. | Method of forming gate electrode in semiconductor device |
-
1983
- 1983-07-08 JP JP58123230A patent/JPS6015920A/ja active Granted
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6340629B1 (en) | 1998-12-22 | 2002-01-22 | Hyundai Electronics Industries Co., Ltd. | Method for forming gate electrodes of semiconductor device using a separated WN layer |
| US6333250B1 (en) | 1998-12-28 | 2001-12-25 | Hyundai Electronics Industries Co., Ltd. | Method of forming gate electrode in semiconductor device |
| US6468914B1 (en) | 1998-12-29 | 2002-10-22 | Hyundai Electronics Industries Co., Ltd. | Method of forming gate electrode in semiconductor device |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0423824B2 (enExample) | 1992-04-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3957552A (en) | Method for making multilayer devices using only a single critical masking step | |
| JP3522470B2 (ja) | 半導体装置の製造方法 | |
| JP4218476B2 (ja) | レジストパターン形成方法とデバイス製造方法 | |
| TW541591B (en) | Method for etching a surface and for etching a substrate for semiconductor devices | |
| JPS5990943A (ja) | 半導体装置の製造方法 | |
| JPS6015920A (ja) | 半導体装置の製造方法 | |
| US5846878A (en) | Method of manufacturing a wiring layer in a semiconductor device | |
| JPS60220976A (ja) | 半導体装置の製造方法 | |
| JPH11163146A (ja) | 集積回路 | |
| JP2874683B2 (ja) | 電子ビ−ム装置用マスク及びその製造方法 | |
| JPH08330249A (ja) | 半導体装置の製造方法 | |
| KR100526480B1 (ko) | 양자점을 이용한 비휘발성 메모리 제조 방법 | |
| JPH02138751A (ja) | 半導体装置の製造方法 | |
| TWI277126B (en) | Method of relieving wafer stress | |
| JP3395720B2 (ja) | 半導体記憶装置のマスク構造及び半導体記憶装置の製造方法 | |
| JP3017179B1 (ja) | 半導体集積回路装置及びその製造方法並びにマスク | |
| JPS63313866A (ja) | 半導体装置の製造方法 | |
| JP2571006B2 (ja) | ノギスパターンの形成方法 | |
| JPS60249347A (ja) | セミカスタムicの製造方法 | |
| JPH11288864A (ja) | アパーチャおよびそれを用いた電子線描画装置の描画方法ならびに半導体装置の製造方法 | |
| JP3048919B2 (ja) | 配線パターンの形成方 | |
| TW462113B (en) | Contact process with active region arrangement conversion and active mask doubly utilized | |
| JPH0845811A (ja) | パターン形成方法およびそれを用いた半導体集積回路装置の製造方法 | |
| US20130181267A1 (en) | Wafer fill patterns and uses | |
| JPH0653519A (ja) | 半導体不揮発性メモリおよびその製造方法 |