JPS60150142A - メモリのオ−バ−レイを行なう方法及び装置 - Google Patents
メモリのオ−バ−レイを行なう方法及び装置Info
- Publication number
- JPS60150142A JPS60150142A JP59196512A JP19651284A JPS60150142A JP S60150142 A JPS60150142 A JP S60150142A JP 59196512 A JP59196512 A JP 59196512A JP 19651284 A JP19651284 A JP 19651284A JP S60150142 A JPS60150142 A JP S60150142A
- Authority
- JP
- Japan
- Prior art keywords
- processor
- bus
- address
- signal
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Microcomputers (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/533,444 US4569048A (en) | 1983-09-19 | 1983-09-19 | Method and apparatus for memory overlay |
| US533444 | 1990-06-01 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS60150142A true JPS60150142A (ja) | 1985-08-07 |
Family
ID=24125994
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59196512A Pending JPS60150142A (ja) | 1983-09-19 | 1984-09-19 | メモリのオ−バ−レイを行なう方法及び装置 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US4569048A (enExample) |
| JP (1) | JPS60150142A (enExample) |
| DE (1) | DE3434436A1 (enExample) |
| FR (1) | FR2552246A1 (enExample) |
| GB (1) | GB2146809B (enExample) |
Families Citing this family (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3705864A1 (de) * | 1986-02-24 | 1987-08-27 | Ricoh Kk | Integrierte schaltungskarte fuer eine datenverarbeitungseinrichtung |
| US4796258A (en) * | 1986-06-23 | 1989-01-03 | Tektronix, Inc. | Microprocessor system debug tool |
| US4873705A (en) * | 1988-01-27 | 1989-10-10 | John Fluke Mfg. Co., Inc. | Method of and system for high-speed, high-accuracy functional testing of memories in microprocessor-based units |
| US4996641A (en) * | 1988-04-15 | 1991-02-26 | Motorola, Inc. | Diagnostic mode for a cache |
| US5053949A (en) * | 1989-04-03 | 1991-10-01 | Motorola, Inc. | No-chip debug peripheral which uses externally provided instructions to control a core processing unit |
| JP2682700B2 (ja) * | 1989-05-09 | 1997-11-26 | 三菱電機株式会社 | Icカード |
| EP0411904A3 (en) * | 1989-07-31 | 1992-05-27 | Texas Instruments Incorporated | Processor condition sensing circuits, systems and methods |
| US5581695A (en) * | 1990-05-09 | 1996-12-03 | Applied Microsystems Corporation | Source-level run-time software code debugging instrument |
| US5228039A (en) * | 1990-05-09 | 1993-07-13 | Applied Microsystems Corporation | Source-level in-circuit software code debugging instrument |
| JPH05257710A (ja) * | 1991-08-12 | 1993-10-08 | Advanced Micro Devicds Inc | 内部実行パラメータを与えるためのシステムおよびプロセッサによって実行されるべき命令を検証するための配列 |
| US5313618A (en) * | 1992-09-03 | 1994-05-17 | Metalink Corp. | Shared bus in-circuit emulator system and method |
| US5706407A (en) * | 1993-12-28 | 1998-01-06 | Kabushiki Kaisha Toshiba | System for reallocation of memory banks in memory sized order |
| US6175230B1 (en) | 1999-01-14 | 2001-01-16 | Genrad, Inc. | Circuit-board tester with backdrive-based burst timing |
| TWI220192B (en) * | 2001-11-06 | 2004-08-11 | Mediatek Inc | Memory access method and apparatus in ICE system |
| US7930683B2 (en) * | 2006-03-31 | 2011-04-19 | Sap Ag | Test automation method for software programs |
| CN108121628B (zh) * | 2017-12-19 | 2021-01-05 | 珠海市君天电子科技有限公司 | 一种读写速度的测试方法、装置及电子设备 |
| CN113305047A (zh) * | 2021-06-30 | 2021-08-27 | 东莞市五鑫自动化科技有限公司 | 一种多功能数据线测试及检测机 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3911402A (en) * | 1974-06-03 | 1975-10-07 | Digital Equipment Corp | Diagnostic circuit for data processing system |
| US3978455A (en) * | 1974-09-09 | 1976-08-31 | Gte Automatic Electric Laboratories Incorporated | I/o structure for microprocessor implemented systems |
| US4122519A (en) * | 1976-12-14 | 1978-10-24 | Allen-Bradley Company | Data handling module for programmable controller |
| US4422144A (en) * | 1981-06-01 | 1983-12-20 | International Business Machines Corp. | Microinstruction substitution mechanism in a control store |
| US4439828A (en) * | 1981-07-27 | 1984-03-27 | International Business Machines Corp. | Instruction substitution mechanism in an instruction handling unit of a data processing system |
-
1983
- 1983-09-19 US US06/533,444 patent/US4569048A/en not_active Expired - Fee Related
-
1984
- 1984-09-06 GB GB08422510A patent/GB2146809B/en not_active Expired
- 1984-09-11 FR FR8413933A patent/FR2552246A1/fr active Pending
- 1984-09-19 JP JP59196512A patent/JPS60150142A/ja active Pending
- 1984-09-19 DE DE19843434436 patent/DE3434436A1/de not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| FR2552246A1 (enExample) | 1985-03-22 |
| GB2146809B (en) | 1987-02-04 |
| GB2146809A (en) | 1985-04-24 |
| GB8422510D0 (en) | 1984-10-10 |
| DE3434436A1 (de) | 1985-04-11 |
| US4569048A (en) | 1986-02-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS60150142A (ja) | メモリのオ−バ−レイを行なう方法及び装置 | |
| US5434998A (en) | Dual computer system | |
| US5504673A (en) | Microprogram load unit | |
| KR940001146B1 (ko) | 정보 처리 장치의 비교 체크 기능 검사를 위한 시스템 | |
| US4453208A (en) | Apparatus for controlling the time sequenced energization of a memory unit | |
| JPH10240560A (ja) | 波形信号処理装置 | |
| US7174480B1 (en) | Data processing method and system for simulation of hardware faults utilizing a PCI bus | |
| KR950004007A (ko) | 레벨 세팅 회로를 갖는 데이타 버스 콘트롤러 | |
| JP3012402B2 (ja) | 情報処理システム | |
| JPS6218067B2 (enExample) | ||
| JPS6329277A (ja) | 論理集積回路の試験装置 | |
| JPH06167362A (ja) | マスタ・スレーブ切り替え式計測装置 | |
| KR100295348B1 (ko) | 반도체 집적 회로 | |
| JP2000187621A (ja) | Scsi制御装置 | |
| JP2685289B2 (ja) | 書込許可信号チェック方式 | |
| JP2502012B2 (ja) | スイッチ状態検出装置 | |
| JP2504822B2 (ja) | デ―タ伝送方式 | |
| JPH02151914A (ja) | メモリカード監視装置 | |
| JPH031399A (ja) | 記憶装置 | |
| JPS59208977A (ja) | 感熱記録装置 | |
| JPH0387790A (ja) | 同期切替回路 | |
| JPH05322979A (ja) | 試験装置 | |
| JPS60246459A (ja) | 情報処理システムの端末機器管理方式 | |
| JPH01154087A (ja) | 表示・入力装置 | |
| JPH05160879A (ja) | データ転送装置の診断方法 |