JPS60147147A - 半導体用リ−ドフレ−ム - Google Patents

半導体用リ−ドフレ−ム

Info

Publication number
JPS60147147A
JPS60147147A JP59003137A JP313784A JPS60147147A JP S60147147 A JPS60147147 A JP S60147147A JP 59003137 A JP59003137 A JP 59003137A JP 313784 A JP313784 A JP 313784A JP S60147147 A JPS60147147 A JP S60147147A
Authority
JP
Japan
Prior art keywords
layer
alloy
lead frame
plating
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP59003137A
Other languages
English (en)
Inventor
Norio Okabe
則夫 岡部
Ryozo Yamagishi
山岸 良三
Osamu Yoshioka
修 吉岡
Yoshiaki Wakashima
若島 喜昭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Cable Ltd
Hitachi Ltd
Original Assignee
Hitachi Cable Ltd
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Cable Ltd, Hitachi Ltd filed Critical Hitachi Cable Ltd
Priority to JP59003137A priority Critical patent/JPS60147147A/ja
Publication of JPS60147147A publication Critical patent/JPS60147147A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49579Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49582Metallic layers on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399Material
    • H01L2224/834Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/83455Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01028Nickel [Ni]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0103Zinc [Zn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/157Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2924/15738Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
    • H01L2924/15747Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 〔発明の背景と目的〕 本発明はICなどの半導体装置に用いられる半導体用リ
ードフレームに関スる。
従来、ICなどの半導体装置用リードフレームの素材と
しては、セラミックなどの封止材に近似した低熱膨張率
を有するコ・ζ−ル、42合金などの鉄系合金が用いら
れてきたが、近年ゾ2スチック・ぐツケージの普及ある
いは素子の高出力化や高集積化に伴なう熱放散性の問題
から熱伝導性の良好な銅または銅合金材料が多く使用さ
れるようになってきた。
これらのリードフレームでは素子とり−Pフレームの接
合(ダイゼンデイング)および素子とリードの結線(ワ
イヤゼンデイ/グ)を行う必要上、通常基体表面にAg
めつきを施こしたものが多く用いられているが、最近、
経済性の観点から高価な銀の使用量を減少させるため、
銀めっきの範囲をジ−1フレームの半導体素子固定部分
およびこれと金線などの金属細線によシ接続されるジー
1之゛端子部分に限定した部分銀めっきり−ト°フレー
ムが一般的になシつつある。
この場合、非銀めっき部分は基体の銅素地が露出してい
るため、前記したグイIンディング工程やワイヤゼンデ
イング工程などにおいて加熱される密着性の悪い銅の酸
化膜が形成され、封止樹脂との接着性が低下する問題か
あった。
一方、銅素地の酸化を防ぎ、樹脂との接着性を向上させ
る方法として、リードフレーム基体全面にニッケル下地
めっきを施こす方法が好適であるが、銀が酸素を透過し
やすい性質を有することから、銀めっき厚の薄い場合、
酸化雰囲気での加熱によりニッケル下地金属層の表面が
酸化される結果、銀めっき層の密着性が低下し、銀めっ
き層の剥離やふくれなどの問題を生ずることがあシ、必
要以上に銀めっき厚を厚くしなければならないという問
題があった。
本発明の目的は、前記した従来技術の欠点を解消し、熱
伝導性の高い銅または銅合金を素材とし、かつ信頼性、
経済性に優れた半導体用リードフレームを提供すること
にある。
〔発明の要旨〕
本発明者らは種々検討を重ねた結果、ニッケル下地金属
層と銀層との間に0u−Zn合金および/またはCu−
Sn合金からなる合金層を中間層として設けることによ
シ前記目的が達成されることを見出した。
すなわち、本発明は、銅または銅合金からなる基体の全
面にニッケル下地金属層を設け、前記ニッケル層上の半
導体素子固定部分および該半導体素子と金属細線により
結線されるリード端子部分に、Ou Z+n合金および
Cu−Sn合金の少くとも1種からなる合金層と銀層を
順次積層したことを特徴とする半導体用リードフレーム
である。
本発明において、ニッケル下地金属層は、基体 ゛を構
成する銅または銅合金の酸化を防止して樹脂との接着性
を高めるとともに、銅の銀層中への熱拡散を防止するも
のであって、無光沢ニッケルめっき、光沢ニッケルめっ
きの他に、N i −Co + Ni −1’ 1Ni
−Bなどのニッケル合金めっきにより構成することがで
きる。(本発明で云うニッケル下地金属層とは、このよ
うなニッケル金属層をも包含する)0本発明におい−C
は、前記ニッケル下地金属層の特定部分に0u−Zn合
金および/またはC!u Sn合金層めっきによって設
け、さらにこの合金層]−に銀めっき層を設ける。
本発明の特長であるC・−Z・合金および7寸だ ゛は
0u−Sn合金によシ構成される中間層は銀層を透過す
る酸素によってニッケル下地金属層が酸化するのを防止
すると共に、ニッケル下地金属層と銀めっき層との密着
性を高める効果を有し、この中間層を設けることによシ
銀めっき厚を減少させることができる。
〔実施例〕
以下、添付図面を参照しつつ本発明の半導体用リードフ
レームの実施例について説明する。
実施例1 第1図は本発明半導体用リードフレームの一態様を示す
平面図、第2図はその要部拡大横断面図である。
厚さ0.25郷の錫入シ銅からなる所望の・ξターンに
打抜かれた基板1を脱脂、酸洗等の前処理した後に、該
基体全面に厚さ約0.5μのニッケル下地金属層2をめ
っきによって形成し、さらに第1図で破線で囲まれた部
分、すなわち、半導体素子固定部分5および外部リート
端子7の端部にある内部り−P端子部分6に厚さ約0.
1μの0u−Zn合金層(zn含有量30重量%)3及
び厚さ約3μの銀めっき層4を順次形成し、第2図に示
す如き断面構造のリードフレームを得た。
なお、リードフレームの破線部分のみに前記の如き合金
層3と銀めっき層4を設けるには、IJ−ドフレームの
他の部分を適当々月料でマスクしてからめっきを行えば
よい。
実施例2 実施例1において、Ou Zn合金層30代わりに厚さ
約0.1μの0u−Sn合金層(Snn含有量2電 と同様な操作を行い、同様な断面構造のリードフレーム
を得た。
一方、比較例として、実施例1と同様な基板にニッケル
下地金属層を設けることなく、その破線部分に厚さ3μ
の銀めっき層のみを設けたリードフレーム(比較例1)
と、同様な基体全面に厚さ05μのニッケル下地金属層
を設け、さらにその破線部分に厚さ3μの銀めっき層を
設けた+) +,1フレーム、(比較例2)を作成し、
前記実施例で得られた本発明のり一Pフレームとの比較
に供した。
すなわち、前記実施例お.よび比較例で得られた各リー
ドフレームを大気中にて400℃で5分間加熱し、樹脂
との接着性に影響するり−r部(非銀めっき部)の耐酸
化性および銀めっきの密着性を調べた。得られた結果を
下表に示した。
なお、リード部の耐酸化性は粘着テープを貼付、剥離し
たときの表面酸化膜の剥離の有無、また銀めっきの密着
性は釧めっき形成部分を折シ曲げた時の銀めっきの剥離
状況にょシそれぞれ判定した。
判定:○・・・良好(剥離なし)、×・・・不良(剥離
あシ)。
なお、第3図は本発明の半導体用リードフレームを用い
て構成したICパッケージの一例を示す横断面図である
。図示の例において、ソー1−″フレームの半導体素子
固定部分5上に設けられた金属層にろう材または接着剤
8を介してICチップ9を固定し、金a10にてICチ
ップ9とり一13フレームのリード内部端子部分の金属
層を接続し、全体をモールド樹脂11で封止してrC,
パッケージを構成する。
〔発明の効果〕
上記の表からも明かなように、本発明によれは封止樹脂
との接着性、銀めっき密着性などの特性を低下させるこ
となく、熱放散性の優れた安価な銅系リードフレームの
提供が可能となり、もって、これらを使用する半導体装
置の信頼性、経済性向上に寄与することができ、本発明
の工業的価値は犬々るものがある。
4、図面の簡単な説明 ? 第1図は本発明の半導体用リードフレームの一実施例を
示す平面図、第2図は同要部拡大横断面図、第3図は本
発明の半導体用リードフレームを用いて構成したIC−
ξソケージの一例を示す横断面図である。
J・・・基体、2・・・N重下地金属層、3・・・0u
−Zn合金中間層、4・・Ag層、5 ・半導体素子固
定部分、6・・・リード内部端子部分、7・・・外部リ
ード端子、8・ろう材または接着剤、9・・・rCチッ
プ、1o・・・Au味 1 図 味 3 図

Claims (1)

    【特許請求の範囲】
  1. (1) 銅または銅合金からなる基体の全面にニッケル
    下地金属層を設け、前記ニッケル層上の半導体素子固定
    部分および該半導体素子と金属細線により結線されるリ
    ード端子部分に0u−Zn合金および0u−8n合金の
    少くとも一種からなる合金属と銀層を順次積層したこと
    を特徴とする半導体用リードフレーム。
JP59003137A 1984-01-10 1984-01-10 半導体用リ−ドフレ−ム Pending JPS60147147A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59003137A JPS60147147A (ja) 1984-01-10 1984-01-10 半導体用リ−ドフレ−ム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59003137A JPS60147147A (ja) 1984-01-10 1984-01-10 半導体用リ−ドフレ−ム

Publications (1)

Publication Number Publication Date
JPS60147147A true JPS60147147A (ja) 1985-08-03

Family

ID=11548961

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59003137A Pending JPS60147147A (ja) 1984-01-10 1984-01-10 半導体用リ−ドフレ−ム

Country Status (1)

Country Link
JP (1) JPS60147147A (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1281789A1 (en) * 2001-07-31 2003-02-05 Kabushiki Kaisha Kobe Seiko Sho (Kobe Steel, Ltd.) A plated copper alloy material and process for production thereof
US6593643B1 (en) * 1999-04-08 2003-07-15 Shinko Electric Industries Co., Ltd. Semiconductor device lead frame

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6593643B1 (en) * 1999-04-08 2003-07-15 Shinko Electric Industries Co., Ltd. Semiconductor device lead frame
EP1281789A1 (en) * 2001-07-31 2003-02-05 Kabushiki Kaisha Kobe Seiko Sho (Kobe Steel, Ltd.) A plated copper alloy material and process for production thereof
US6759142B2 (en) 2001-07-31 2004-07-06 Kobe Steel Ltd. Plated copper alloy material and process for production thereof
US6939621B2 (en) 2001-07-31 2005-09-06 Kobe Steel, Ltd. Plated copper alloy material and process for production thereof

Similar Documents

Publication Publication Date Title
US4707724A (en) Semiconductor device and method of manufacturing thereof
US5510197A (en) Lead frame material and lead frame for semiconductor device
US5436082A (en) Protective coating combination for lead frames
JPH08111484A (ja) リードフレーム
JPS6050343B2 (ja) 半導体装置製造用リ−ドフレ−ム
JPH034030Y2 (ja)
JPS60147147A (ja) 半導体用リ−ドフレ−ム
JP2781017B2 (ja) セラミックパッケージ
JPH01257356A (ja) 半導体用リードフレーム
JPS6149450A (ja) 半導体用リ−ドフレ−ム
JPS5916353A (ja) リ−ドフレ−ム
JP2858197B2 (ja) 半導体装置用リードフレーム
JPS5936954A (ja) 半導体用リ−ドフレ−ム
JPS6353287A (ja) Ag被覆導体
JPS60201651A (ja) 半導体用リ−ドフレ−ム
JPS59149042A (ja) 半導体用リ−ドフレ−ム
JPH04137552A (ja) リードフレーム
JPS6142941A (ja) 半導体用リ−ドフレ−ム
JPS60253107A (ja) 耐熱性Ag被覆導体
JPS639957A (ja) 半導体リ−ドフレ−ム
JPS6214452A (ja) 半導体用リ−ドフレ−ム
JPS60225456A (ja) 半導体用リ−ドフレ−ム
JPS5916354A (ja) 半導体装置用リ−ドフレ−ム
JPS6180844A (ja) 半導体リ−ドフレ−ム用条材
JPS601853A (ja) 半導体用リ−ドフレ−ム