JPS60144252U - semiconductor equipment - Google Patents

semiconductor equipment

Info

Publication number
JPS60144252U
JPS60144252U JP1984031660U JP3166084U JPS60144252U JP S60144252 U JPS60144252 U JP S60144252U JP 1984031660 U JP1984031660 U JP 1984031660U JP 3166084 U JP3166084 U JP 3166084U JP S60144252 U JPS60144252 U JP S60144252U
Authority
JP
Japan
Prior art keywords
integrated circuit
semiconductor device
insulating substrate
circuit elements
elements
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1984031660U
Other languages
Japanese (ja)
Inventor
高田　潤二
Original Assignee
三菱電機株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 三菱電機株式会社 filed Critical 三菱電機株式会社
Priority to JP1984031660U priority Critical patent/JPS60144252U/en
Publication of JPS60144252U publication Critical patent/JPS60144252U/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15192—Resurf arrangement of the internal vias
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16195—Flat cap [not enclosing an internal cavity]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/162—Disposition
    • H01L2924/1627—Disposition stacked type assemblies, e.g. stacked multi-cavities

Landscapes

  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第１図および第２図は従来のマルチチップモジ　　′ニ
ール半導体装置の断面図、第３図はこの考案の一実施例
を示す断面図、第４図は第３図に示した実施例の斜視図
、第５−図はこの考案の他の実施例　　゛を示す断面図
、そして第６図はこの考案の更に他　　　−の実施例を
示す断面図である。 １・・・・・・論理回路素子、２・・・・・・メモリ素
子、３・・・・・・絶縁基板、４・・・・・・Ｉ１０リ
ード、６・・・・・・半田バンプ、７・・・・・・導電
パターン、８・・・・・・スルーホール、９・・・・・
・ボンディングワイヤ、３０，４０．５０・・・・・・
半導体装置、３１・・・・・・容器、３２・・・・・・
気密封止部、３３・・・・・・導電性パッド、３４・・
・・・・フタ、３５・・・・・・みぞ、３６・・・・・
・封止用メタライズパターン、５１・・・・・・封止用
キャップ、５２・・・・・・テストおよび設計変更用導
電性パッド。なお、図中、同一符号は同二又は相当部分
を示す。1 and 2 are cross-sectional views of a conventional multi-chip modular semiconductor device, FIG. 3 is a cross-sectional view showing an embodiment of this invention, and FIG. 4 is a perspective view of the embodiment shown in FIG. 5 is a sectional view showing another embodiment of this invention, and FIG. 6 is a sectional view showing still another embodiment of this invention. 1...Logic circuit element, 2...Memory element, 3...Insulating substrate, 4...I10 lead, 6...Solder bump , 7... Conductive pattern, 8... Through hole, 9...
・Bonding wire, 30, 40.50...
Semiconductor device, 31...Container, 32...
Hermetic sealing part, 33... Conductive pad, 34...
... Lid, 35 ... Groove, 36 ...
- Metallized pattern for sealing, 51... Cap for sealing, 52... Conductive pad for testing and design change. In addition, in the figures, the same reference numerals indicate the same or equivalent parts.

Claims (5)

【実用新案登録請求の範囲】[Scope of utility model registration request] （１）絶縁基板上に第１と第２の集積回路素子のうちの
一方を少な（とも１個搭載し、前記第１と第２の集積回
路素子のうちの他方を少な（とも１個前記絶縁基板と同
材質め容器に収容し、前記容器に設けられた凹部に前記
一方の集積回路、素子が収納されるように前記容器を前
記絶縁基板にろう付けし、前記第１と第２の集積回路素
子の信号の電気的接続を可能ならしめたことを特徴とす
る半導体装置。(1) One of the first and second integrated circuit elements is mounted on an insulating substrate, and the other of the first and second integrated circuit elements is mounted on an insulating substrate. The first and second integrated circuits are housed in a container made of the same material as the insulating substrate, and the container is brazed to the insulating substrate so that the one integrated circuit or element is housed in a recess provided in the container. A semiconductor device characterized in that it enables electrical connection of signals of integrated circuit elements. （２）一方の集積回路素子が論理回路素子であり、かつ
他方の集積回路素子がメモリ素子である実用新案登録請
求の範囲第１項記載の半導体装置。(2) The semiconductor device according to claim 1, wherein one integrated circuit element is a logic circuit element and the other integrated circuit element is a memory element. （３）一方の集積回路素子がメモリ素子でありかつ、　
他方の集積回路素子が論理回路素子である実用新案登録
請求の範囲第１項記載の半導体装置。(3) one integrated circuit element is a memory element, and
The semiconductor device according to claim 1, wherein the other integrated circuit element is a logic circuit element. （４）第１と第２の集積回路素子が恭に論理回路素子で
ある実用新案登録請求の範囲第１項記載の半導体装置。(4) The semiconductor device according to claim 1, wherein the first and second integrated circuit elements are strictly logic circuit elements. （５）第１と第２の集積回路素子が共にメモリ素子であ
る実用新案登録請求の範囲第１項記載の半導体装置。(5) The semiconductor device according to claim 1, wherein both the first and second integrated circuit elements are memory elements.
JP1984031660U 1984-03-07 1984-03-07 semiconductor equipment Pending JPS60144252U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1984031660U JPS60144252U (en) 1984-03-07 1984-03-07 semiconductor equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1984031660U JPS60144252U (en) 1984-03-07 1984-03-07 semiconductor equipment

Publications (1)

Publication Number Publication Date
JPS60144252U true JPS60144252U (en) 1985-09-25

Family

ID=30532459

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1984031660U Pending JPS60144252U (en) 1984-03-07 1984-03-07 semiconductor equipment

Country Status (1)

Country Link
JP (1) JPS60144252U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01173742A (en) * 1987-12-28 1989-07-10 Hitachi Ltd Semiconductor device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01173742A (en) * 1987-12-28 1989-07-10 Hitachi Ltd Semiconductor device

Similar Documents

Publication Publication Date Title
KR920001690A (en) Resin-sealed semiconductor device
JPS60144252U (en) semiconductor equipment
JPS58109254U (en) Chip carrier for face-down connected chips
JPS6027441U (en) Hybrid integrated circuit device
JPS6336686Y2 (en)
JPS6142849U (en) semiconductor equipment
JPS6127338U (en) Hybrid integrated circuit device
JPH03116032U (en)
JPS60149166U (en) Hybrid integrated circuit device
JPS6122362U (en) hybrid integrated circuit
JPS60194338U (en) semiconductor equipment
JPS60931U (en) semiconductor equipment
JPS58166041U (en) semiconductor equipment
JPS5822741U (en) semiconductor package
JPS6033457U (en) semiconductor equipment
JPS58168136U (en) Connection structure between electronic components and conductor wiring
JPS592146U (en) Electronic component package
JPS6122380U (en) hybrid integrated circuit board
JPS6081664U (en) integrated circuit package
JPS6033456U (en) semiconductor equipment
JPS6142847U (en) Packages for semiconductor devices
JPS6096846U (en) Semiconductor integrated circuit device
JPS6084842A (en) Semiconductor ic package
JPS5881940U (en) Mounting structure of semiconductor elements
JPS619857U (en) semiconductor equipment