JPS60140455A - 複数の処理ブロツクの制御装置 - Google Patents

複数の処理ブロツクの制御装置

Info

Publication number
JPS60140455A
JPS60140455A JP58246278A JP24627883A JPS60140455A JP S60140455 A JPS60140455 A JP S60140455A JP 58246278 A JP58246278 A JP 58246278A JP 24627883 A JP24627883 A JP 24627883A JP S60140455 A JPS60140455 A JP S60140455A
Authority
JP
Japan
Prior art keywords
timing
control
data
control unit
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58246278A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0560136B2 (enrdf_load_stackoverflow
Inventor
Seiji Kashioka
誠治 柏岡
Hirotada Ueda
博唯 上田
Kanji Kato
加藤　寛次
Masakazu Ejiri
江尻　正員
Tetsuo Noguchi
野口　哲雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58246278A priority Critical patent/JPS60140455A/ja
Publication of JPS60140455A publication Critical patent/JPS60140455A/ja
Publication of JPH0560136B2 publication Critical patent/JPH0560136B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP58246278A 1983-12-28 1983-12-28 複数の処理ブロツクの制御装置 Granted JPS60140455A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58246278A JPS60140455A (ja) 1983-12-28 1983-12-28 複数の処理ブロツクの制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58246278A JPS60140455A (ja) 1983-12-28 1983-12-28 複数の処理ブロツクの制御装置

Publications (2)

Publication Number Publication Date
JPS60140455A true JPS60140455A (ja) 1985-07-25
JPH0560136B2 JPH0560136B2 (enrdf_load_stackoverflow) 1993-09-01

Family

ID=17146156

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58246278A Granted JPS60140455A (ja) 1983-12-28 1983-12-28 複数の処理ブロツクの制御装置

Country Status (1)

Country Link
JP (1) JPS60140455A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62118479A (ja) * 1985-11-19 1987-05-29 Sony Corp 情報処理システム

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62118479A (ja) * 1985-11-19 1987-05-29 Sony Corp 情報処理システム

Also Published As

Publication number Publication date
JPH0560136B2 (enrdf_load_stackoverflow) 1993-09-01

Similar Documents

Publication Publication Date Title
EP0102242B1 (en) Data processing apparatus
EP0497029A2 (en) Reconfigurable sequential processor
US4310880A (en) High-speed synchronous computer using pipelined registers and a two-level fixed priority circuit
US4443848A (en) Two-level priority circuit
US4757444A (en) Vector processor capable of performing iterative processing
US5465333A (en) Apparatus for programming the speed at which an expansion card generates ready signals to insure compatibility with the speed of an attached bus
US5898878A (en) Data processing system having capability to interpolate processing coefficients
JPH04503720A (ja) デジタル信号処理装置のフレキシブル制御装置及び方法
JPS60140455A (ja) 複数の処理ブロツクの制御装置
JP2002152020A (ja) パルス信号生成装置
JP3242277B2 (ja) シミュレーション装置
US5826063A (en) Apparatus and method for programming the setup, command and recovery time periods within a transaction cycle
JPH0267665A (ja) インタフェイス回路
JP3091441B2 (ja) データ処理装置
JPS63208905A (ja) シ−ケンス発生回路
JPS63198144A (ja) マルチポ−トメモリにおけるダイレクトメモリアクセス制御方式
JP2503966B2 (ja) 情報処理装置
JPS6239777B2 (enrdf_load_stackoverflow)
JPS62222376A (ja) 画像処理装置
JPS60136876A (ja) ベクトル処理装置
JPS61121172A (ja) 位相分割処理方式
JPH0580876A (ja) タイマ装置
JPH0452760A (ja) ベクトル処理装置
JPH02219165A (ja) データ転送方式
JPH0477349B2 (enrdf_load_stackoverflow)