JPS60125732U - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS60125732U
JPS60125732U JP1984012703U JP1270384U JPS60125732U JP S60125732 U JPS60125732 U JP S60125732U JP 1984012703 U JP1984012703 U JP 1984012703U JP 1270384 U JP1270384 U JP 1270384U JP S60125732 U JPS60125732 U JP S60125732U
Authority
JP
Japan
Prior art keywords
semiconductor equipment
semiconductor device
sectional
melting point
semiconductor element
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1984012703U
Other languages
English (en)
Inventor
克司 寺島
Original Assignee
日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気株式会社 filed Critical 日本電気株式会社
Priority to JP1984012703U priority Critical patent/JPS60125732U/ja
Publication of JPS60125732U publication Critical patent/JPS60125732U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83192Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83385Shape, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Die Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【図面の簡単な説明】
第1図は従来の半導体装置の断面図、第2図はマウント
材−低融点ガラス層の印刷法の状態図、第3図は低融点
ガラス層の印刷後を示す断面図、第4図は本考案の実施
例の半導体装置のマウント材の断面図、第5図は本考案
の半導体装置の断面 ′図である。 尚各図において、1・・・絶縁基板(セラミックベース
、)2・・・マウント材(低融点ガラス)、2′・・・
低融点ガラス材、3・・・半導体素子、4・・・接続ワ
イヤ、5・・・封止ガラス、6・・・外部リード、7・
・・蓋部材(セラミックキャップ)、8・・・スクリー
ン印刷用マスク、9・・・スクリーン(網目状)、10
・・・印刷用コム、11・・・本考案による絶縁基板上
の凸形状突起、12・・・素子載置部である。 、Z    /’  − 1111fYM力戸/11.。 、y’v 、    //  12 −    −     tll) 2p−/I−( 1111T4刀−ri )’+’= 別5図

Claims (1)

    【実用新案登録請求の範囲】
  1. 半導体素子を載置する絶縁基板において、該半導体素子
    が載置される部分に、凸状の突起を持たせ、その部分に
    マウント材を設けたことを特徴とする半導体装置。
JP1984012703U 1984-01-31 1984-01-31 半導体装置 Pending JPS60125732U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1984012703U JPS60125732U (ja) 1984-01-31 1984-01-31 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1984012703U JPS60125732U (ja) 1984-01-31 1984-01-31 半導体装置

Publications (1)

Publication Number Publication Date
JPS60125732U true JPS60125732U (ja) 1985-08-24

Family

ID=30496017

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1984012703U Pending JPS60125732U (ja) 1984-01-31 1984-01-31 半導体装置

Country Status (1)

Country Link
JP (1) JPS60125732U (ja)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4932341U (ja) * 1972-06-24 1974-03-20

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4932341U (ja) * 1972-06-24 1974-03-20

Similar Documents

Publication Publication Date Title
JPS60125732U (ja) 半導体装置
JPS6117751U (ja) テ−プキヤリア半導体装置
JPS5827938U (ja) 半導体装置
JPS59132641U (ja) 半導体装置用基板
JPS588952U (ja) 半導体装置
JPS60181048U (ja) 半導体装置用リ−ドフレ−ム
JPS58111938U (ja) 半導体装置用セラミツク・パツケ−ジ
JPS5853175U (ja) 混成集積回路装置
JPS59164241U (ja) セラミツクパツケ−ジ
JPS5978636U (ja) 半導体装置
JPS6134733U (ja) 半導体ウエハ
JPS6142845U (ja) フラツトパツケ−ジ
JPS59127247U (ja) ガラスシ−ル型半導体装置
JPS6144848U (ja) 半導体装置
JPS5996776U (ja) 気密端子
JPS6087128U (ja) 薄型入力装置
JPS6142861U (ja) 半導体装置
JPS6144835U (ja) 半導体装置
JPS59112955U (ja) 半導体素子
JPS614437U (ja) 半導体装置用リ−ドフレ−ム
JPS5899841U (ja) 半導体装置
JPS5987151U (ja) 二端子半導体素子
JPS6066036U (ja) セラミツクチツプキヤリヤ
JPS60156752U (ja) 半導体装置
JPS587344U (ja) 高周波半導体素子用パツケ−ジ