JPS60117753A - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法Info
- Publication number
- JPS60117753A JPS60117753A JP22571883A JP22571883A JPS60117753A JP S60117753 A JPS60117753 A JP S60117753A JP 22571883 A JP22571883 A JP 22571883A JP 22571883 A JP22571883 A JP 22571883A JP S60117753 A JPS60117753 A JP S60117753A
- Authority
- JP
- Japan
- Prior art keywords
- film
- spacer
- etching
- insulating film
- thickness
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76229—Concurrent filling of a plurality of trenches having a different trench shape or dimension, e.g. rectangular and V-shaped trenches, wide and narrow trenches, shallow and deep trenches
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Drying Of Semiconductors (AREA)
- Element Separation (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP22571883A JPS60117753A (ja) | 1983-11-30 | 1983-11-30 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP22571883A JPS60117753A (ja) | 1983-11-30 | 1983-11-30 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60117753A true JPS60117753A (ja) | 1985-06-25 |
JPH0550138B2 JPH0550138B2 (enrdf_load_stackoverflow) | 1993-07-28 |
Family
ID=16833720
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP22571883A Granted JPS60117753A (ja) | 1983-11-30 | 1983-11-30 | 半導体装置の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60117753A (enrdf_load_stackoverflow) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4876216A (en) * | 1988-03-07 | 1989-10-24 | Applied Micro Circuits Corporation | Semiconductor integrated circuit manufacturing process providing oxide-filled trench isolation of circuit devices |
US5077234A (en) * | 1990-06-29 | 1991-12-31 | Digital Equipment Corporation | Planarization process utilizing three resist layers |
US5122473A (en) * | 1989-10-24 | 1992-06-16 | Sgs-Thomson Microelectronics S.R.L. | Process for forming a field isolation structure and gate structures in integrated misfet devices |
-
1983
- 1983-11-30 JP JP22571883A patent/JPS60117753A/ja active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4876216A (en) * | 1988-03-07 | 1989-10-24 | Applied Micro Circuits Corporation | Semiconductor integrated circuit manufacturing process providing oxide-filled trench isolation of circuit devices |
US5122473A (en) * | 1989-10-24 | 1992-06-16 | Sgs-Thomson Microelectronics S.R.L. | Process for forming a field isolation structure and gate structures in integrated misfet devices |
US5077234A (en) * | 1990-06-29 | 1991-12-31 | Digital Equipment Corporation | Planarization process utilizing three resist layers |
Also Published As
Publication number | Publication date |
---|---|
JPH0550138B2 (enrdf_load_stackoverflow) | 1993-07-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4502914A (en) | Method of making structures with dimensions in the sub-micrometer range | |
US6130168A (en) | Using ONO as hard mask to reduce STI oxide loss on low voltage device in flash or EPROM process | |
JPH06318687A (ja) | Soiウェーハの形成方法 | |
JPH07193121A (ja) | 半導体装置の製造方法 | |
US20020053709A1 (en) | Semiconductor device and fabrication method thereof | |
JP4123961B2 (ja) | 半導体装置の製造方法 | |
US4497108A (en) | Method for manufacturing semiconductor device by controlling thickness of insulating film at peripheral portion of element formation region | |
JP3039978B2 (ja) | 集積misfetデバイス中に電界分離構造及びゲート構造を形成する方法 | |
JPS60117753A (ja) | 半導体装置の製造方法 | |
JPS61247051A (ja) | 半導体装置の製造方法 | |
JP3127893B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JPH07176607A (ja) | 半導体装置の製造方法 | |
JPH0562463B2 (enrdf_load_stackoverflow) | ||
JPS63305527A (ja) | 半導体装置およびその製造方法 | |
JP3053009B2 (ja) | 半導体装置の製造方法 | |
JP3001588B2 (ja) | 半導体装置およびその製造方法 | |
JPH1126569A (ja) | 半導体装置の製造方法 | |
JPS6085539A (ja) | 半導体装置の製造方法 | |
JPS5950540A (ja) | 半導体装置の製造方法 | |
JPS60206150A (ja) | 半導体装置の製造方法 | |
JPS6054472A (ja) | 半導体記憶装置およびその製造方法 | |
JPH0834241B2 (ja) | 半導体集積回路装置の製造方法 | |
JPS59178773A (ja) | 半導体装置の製造方法 | |
JPS622664A (ja) | 半導体記憶装置およびその製造方法 | |
JPS59121849A (ja) | 半導体装置の製造方法 |