JPS60110049A - テストプログラムによる試験方法 - Google Patents

テストプログラムによる試験方法

Info

Publication number
JPS60110049A
JPS60110049A JP58219941A JP21994183A JPS60110049A JP S60110049 A JPS60110049 A JP S60110049A JP 58219941 A JP58219941 A JP 58219941A JP 21994183 A JP21994183 A JP 21994183A JP S60110049 A JPS60110049 A JP S60110049A
Authority
JP
Japan
Prior art keywords
item
test
processing
message
error
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58219941A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6349248B2 (enExample
Inventor
Shiyuuko Asada
浅田　周子
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58219941A priority Critical patent/JPS60110049A/ja
Publication of JPS60110049A publication Critical patent/JPS60110049A/ja
Publication of JPS6349248B2 publication Critical patent/JPS6349248B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP58219941A 1983-11-21 1983-11-21 テストプログラムによる試験方法 Granted JPS60110049A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58219941A JPS60110049A (ja) 1983-11-21 1983-11-21 テストプログラムによる試験方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58219941A JPS60110049A (ja) 1983-11-21 1983-11-21 テストプログラムによる試験方法

Publications (2)

Publication Number Publication Date
JPS60110049A true JPS60110049A (ja) 1985-06-15
JPS6349248B2 JPS6349248B2 (enExample) 1988-10-04

Family

ID=16743422

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58219941A Granted JPS60110049A (ja) 1983-11-21 1983-11-21 テストプログラムによる試験方法

Country Status (1)

Country Link
JP (1) JPS60110049A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6375845A (ja) * 1986-09-18 1988-04-06 Fujitsu Ltd Ｒａｓ回路の試験方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6375845A (ja) * 1986-09-18 1988-04-06 Fujitsu Ltd Ｒａｓ回路の試験方式

Also Published As

Publication number Publication date
JPS6349248B2 (enExample) 1988-10-04

Similar Documents

Publication Publication Date Title
US6334199B1 (en) Method of generating test patterns for a logic circuit, a system performing the method, and a computer readable medium instructing the system to perform the method
JPH0565892B2 (enExample)
JPS60110049A (ja) テストプログラムによる試験方法
CN111026947B (zh) 一种爬虫方法以及基于浏览器的嵌入式爬虫实现方法
US5212651A (en) Scan path generation with flip-flop rearrangement according to geometry of logic circuit
JPH09181134A (ja) 半導体集積回路装置の検査装置および方法
CN113342696A (zh) 一种单元测试方法及装置、存储介质
KR20010075269A (ko) 메모리 어레이 테스트 방법과 이를 구현하기 위해 배열된메모리 기반 디바이스
Martínez et al. Methodology for compiler generated silicon structures
JP2578887B2 (ja) プログラムのテスト方式
JP3516834B2 (ja) 半導体集積回路
JPH0659937A (ja) ロードモジュール単体テスト支援装置
JP3255975B2 (ja) 論理設計規約確認状況の自動管理装置
JPH0452842A (ja) メモリチェック方式
JPH0218687A (ja) パイプラインプロセッサ制御方式
JPH0721013A (ja) システム生成方式
JPS62184546A (ja) 試験プログラムの実行制御方式
JPH02162458A (ja) 並列処理装置
JPH0391845A (ja) 重複障害解析の自動化システム
CN115331724A (zh) 存储器晶圆测试系统及方法
JPS6118047A (ja) プログラムの冗長実行方式
JPS61175737A (ja) 並列故障シミユレ−シヨンシステム
JPH04225442A (ja) コンピュータファイルシステムの整合性検査方式
JPS61235929A (ja) デ−タ入力制御方式
JPS59195751A (ja) 情報処理装置の診断方式