JPS60107146A - Lsiのデバッグシステム - Google Patents
LsiのデバッグシステムInfo
- Publication number
- JPS60107146A JPS60107146A JP58214651A JP21465183A JPS60107146A JP S60107146 A JPS60107146 A JP S60107146A JP 58214651 A JP58214651 A JP 58214651A JP 21465183 A JP21465183 A JP 21465183A JP S60107146 A JPS60107146 A JP S60107146A
- Authority
- JP
- Japan
- Prior art keywords
- chip
- evaluation
- program
- piggyback
- hold
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Prevention of errors by analysis, debugging or testing of software
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58214651A JPS60107146A (ja) | 1983-11-14 | 1983-11-14 | Lsiのデバッグシステム |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58214651A JPS60107146A (ja) | 1983-11-14 | 1983-11-14 | Lsiのデバッグシステム |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60107146A true JPS60107146A (ja) | 1985-06-12 |
| JPH0246969B2 JPH0246969B2 (OSRAM) | 1990-10-18 |
Family
ID=16659290
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58214651A Granted JPS60107146A (ja) | 1983-11-14 | 1983-11-14 | Lsiのデバッグシステム |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60107146A (OSRAM) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02123433A (ja) * | 1988-11-02 | 1990-05-10 | Nec Corp | プログラム開発装置 |
-
1983
- 1983-11-14 JP JP58214651A patent/JPS60107146A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02123433A (ja) * | 1988-11-02 | 1990-05-10 | Nec Corp | プログラム開発装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0246969B2 (OSRAM) | 1990-10-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5047926A (en) | Development and debug tool for microcomputers | |
| JPH011039A (ja) | インサーキット・エミュレータ | |
| JPH02224140A (ja) | 割込試験装置 | |
| JPS6360424B2 (OSRAM) | ||
| JPS60107146A (ja) | Lsiのデバッグシステム | |
| JP4484417B2 (ja) | デバッグシステム | |
| JPH0581087A (ja) | プロセサのモニタ方式 | |
| JP2854248B2 (ja) | プログラマブルコントローラ | |
| JPH0652013A (ja) | トレース回路 | |
| JPS61110243A (ja) | 誤り訂正及び検出回路の診断方式 | |
| JPS6011953A (ja) | メモリ装置 | |
| JPS63106840A (ja) | デ−タ処理装置 | |
| JPH1165884A (ja) | マイクロコンピュータ及びそのデバッグ方法 | |
| EP0851351A2 (en) | Emulation system and method for microcomputer | |
| JPH0137772B2 (OSRAM) | ||
| JPH02281341A (ja) | デバッグ時のライトデータ確認方法 | |
| JPH01184550A (ja) | 中間制御装置のテスト回路 | |
| JPS62212739A (ja) | 大規模集積回路 | |
| JPH07319723A (ja) | マイクロコンピュータシステム | |
| JPH04304533A (ja) | ソフトウェアデバッグ支援装置 | |
| JPH0315948A (ja) | アドレスバス試験方式 | |
| JPH02148230A (ja) | 演算処理装置 | |
| JPH01112440A (ja) | デバッグ装置 | |
| JPS5887639A (ja) | 情報処理装置 | |
| JPH01181135A (ja) | オペレーティングシステムの試験方法 |