JPS60100219A - 非同期信号同期化論理回路 - Google Patents

非同期信号同期化論理回路

Info

Publication number
JPS60100219A
JPS60100219A JP59205796A JP20579684A JPS60100219A JP S60100219 A JPS60100219 A JP S60100219A JP 59205796 A JP59205796 A JP 59205796A JP 20579684 A JP20579684 A JP 20579684A JP S60100219 A JPS60100219 A JP S60100219A
Authority
JP
Japan
Prior art keywords
signal
asynchronous
circuit
input
shift register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59205796A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0226415B2 (enExample
Inventor
Yukio Maehashi
幸男 前橋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP59205796A priority Critical patent/JPS60100219A/ja
Publication of JPS60100219A publication Critical patent/JPS60100219A/ja
Publication of JPH0226415B2 publication Critical patent/JPH0226415B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Manipulation Of Pulses (AREA)
  • Logic Circuits (AREA)
JP59205796A 1984-10-01 1984-10-01 非同期信号同期化論理回路 Granted JPS60100219A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59205796A JPS60100219A (ja) 1984-10-01 1984-10-01 非同期信号同期化論理回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59205796A JPS60100219A (ja) 1984-10-01 1984-10-01 非同期信号同期化論理回路

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2620877A Division JPS53110436A (en) 1977-03-09 1977-03-09 Logic circuit for asynchronous signal synchronization

Publications (2)

Publication Number Publication Date
JPS60100219A true JPS60100219A (ja) 1985-06-04
JPH0226415B2 JPH0226415B2 (enExample) 1990-06-11

Family

ID=16512824

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59205796A Granted JPS60100219A (ja) 1984-10-01 1984-10-01 非同期信号同期化論理回路

Country Status (1)

Country Link
JP (1) JPS60100219A (enExample)

Also Published As

Publication number Publication date
JPH0226415B2 (enExample) 1990-06-11

Similar Documents

Publication Publication Date Title
US6260152B1 (en) Method and apparatus for synchronizing data transfers in a logic circuit having plural clock domains
US20040196732A1 (en) Multi-stage output multiplexing circuits and methods for double data rate synchronous memory devices
CN112397116A (zh) 与时钟信号同步的信号生成电路及使用其的半导体装置
CN112542188A (zh) 信号生成电路和使用该信号生成电路的半导体装置
US12374382B2 (en) Signal sampling circuit and semiconductor memory
US6255878B1 (en) Dual path asynchronous delay circuit
US4114052A (en) Presettable dynamic delay flip-flop circuit
JPH0199314A (ja) シンクロナイザ‐フリツプフロツプ回路装置
EP0124942B1 (en) Integrated memory circuit of a series-parallel-series type
US4547684A (en) Clock generator
US4493095A (en) Counter having a plurality of cascaded flip-flops
EP0293808B1 (en) Semiconductor integrated circuit
JPS60100219A (ja) 非同期信号同期化論理回路
CN114003086B (zh) 一种时钟切换电路、时钟系统、芯片和电子设备
JPS6382014A (ja) 擬似ランダム雑音符号発生回路
JPS61260316A (ja) モノリシツク集積デジタル回路
US6701423B2 (en) High speed address sequencer
KR20010006850A (ko) 스큐 포인터 발생 회로 및 방법
JPH04233014A (ja) コンピュータ・システム
JP2562995B2 (ja) データ処理回路の制御方法
KR100853465B1 (ko) 내부리드신호 생성회로와 이를 포함하는 반도체 메모리장치
KR20010048983A (ko) 딜레이 락 루프 회로
KR200298537Y1 (ko) 클럭 발생기
KR100709886B1 (ko) 적응 딜레이 회로를 적용한 다이나믹 시모스 회로
KR100224759B1 (ko) 시리얼 커맨드를 갖는 반도체 메모리 장치의 입력버퍼