JPS5996581A - メモリ装置 - Google Patents
メモリ装置Info
- Publication number
- JPS5996581A JPS5996581A JP57205781A JP20578182A JPS5996581A JP S5996581 A JPS5996581 A JP S5996581A JP 57205781 A JP57205781 A JP 57205781A JP 20578182 A JP20578182 A JP 20578182A JP S5996581 A JPS5996581 A JP S5996581A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- data
- sample data
- sample
- latch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
Landscapes
- Debugging And Monitoring (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57205781A JPS5996581A (ja) | 1982-11-24 | 1982-11-24 | メモリ装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57205781A JPS5996581A (ja) | 1982-11-24 | 1982-11-24 | メモリ装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5996581A true JPS5996581A (ja) | 1984-06-04 |
| JPH0120512B2 JPH0120512B2 (https=) | 1989-04-17 |
Family
ID=16512559
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57205781A Granted JPS5996581A (ja) | 1982-11-24 | 1982-11-24 | メモリ装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5996581A (https=) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6288437A (ja) * | 1985-10-15 | 1987-04-22 | Sony Corp | 信号処理回路 |
-
1982
- 1982-11-24 JP JP57205781A patent/JPS5996581A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6288437A (ja) * | 1985-10-15 | 1987-04-22 | Sony Corp | 信号処理回路 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0120512B2 (https=) | 1989-04-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2013229045A (ja) | 直列入力データを取り込む装置および方法 | |
| JPH0963300A (ja) | 半導体メモリ試験装置のフェイル解析装置 | |
| JPH01310433A (ja) | 倍密度走査用ラインメモリ | |
| KR910019049A (ko) | 반도체 집적회로 장치 및 그것을 사용한 디지탈 처리장치. | |
| US4549283A (en) | Digital time delay circuit with high speed and large delay capacity | |
| US4733392A (en) | Fail memory equipment in memory tester | |
| JPS5996581A (ja) | メモリ装置 | |
| JP3190781B2 (ja) | 半導体メモリ | |
| JP2893690B2 (ja) | 半導体メモリ | |
| JP2969645B2 (ja) | タイムスロット入替回路 | |
| JPS60211690A (ja) | メモリ回路 | |
| JPH09318712A (ja) | タイミング発生器 | |
| JPS5758280A (en) | Method for making memory address | |
| JP3126430B2 (ja) | パターン発生回路 | |
| JPH07209389A (ja) | 高速パターン発生器 | |
| SU1264240A1 (ru) | Оперативное запоминающее устройство | |
| JPS63221045A (ja) | 千鳥ヘツド用デ−タ生成回路 | |
| JPS6143815A (ja) | 初期設定方式 | |
| JPH01263855A (ja) | パリティビット付与方式 | |
| JPH0672910B2 (ja) | テストパタ−ンメモリ回路 | |
| JPH04293391A (ja) | タイムスロット変換回路 | |
| JPS62277700A (ja) | ビデオramテスト方式 | |
| JPH0789678B2 (ja) | 時分割通話路 | |
| JPH03172781A (ja) | 試験パターン発生方法 | |
| JPH06162219A (ja) | マイクロコンピュータの書込制御回路 |