JPS5987575A - デ−タ並び換え回路 - Google Patents

デ−タ並び換え回路

Info

Publication number
JPS5987575A
JPS5987575A JP19680282A JP19680282A JPS5987575A JP S5987575 A JPS5987575 A JP S5987575A JP 19680282 A JP19680282 A JP 19680282A JP 19680282 A JP19680282 A JP 19680282A JP S5987575 A JPS5987575 A JP S5987575A
Authority
JP
Japan
Prior art keywords
output
input
data
circuit
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP19680282A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0217829B2 (enExample
Inventor
Yoshinobu Miyano
栄伸 宮野
Koji Hashiguchi
幸治 橋口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP19680282A priority Critical patent/JPS5987575A/ja
Publication of JPS5987575A publication Critical patent/JPS5987575A/ja
Publication of JPH0217829B2 publication Critical patent/JPH0217829B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • General Physics & Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Data Mining & Analysis (AREA)
  • Theoretical Computer Science (AREA)
  • Algebra (AREA)
  • Databases & Information Systems (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
JP19680282A 1982-11-11 1982-11-11 デ−タ並び換え回路 Granted JPS5987575A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19680282A JPS5987575A (ja) 1982-11-11 1982-11-11 デ−タ並び換え回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19680282A JPS5987575A (ja) 1982-11-11 1982-11-11 デ−タ並び換え回路

Publications (2)

Publication Number Publication Date
JPS5987575A true JPS5987575A (ja) 1984-05-21
JPH0217829B2 JPH0217829B2 (enExample) 1990-04-23

Family

ID=16363887

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19680282A Granted JPS5987575A (ja) 1982-11-11 1982-11-11 デ−タ並び換え回路

Country Status (1)

Country Link
JP (1) JPS5987575A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7461114B2 (en) 2001-02-28 2008-12-02 Fujitsu Limited Fourier transform apparatus

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57134773A (en) * 1981-02-13 1982-08-20 Fujitsu Ltd Testing method for fourier transforming device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57134773A (en) * 1981-02-13 1982-08-20 Fujitsu Ltd Testing method for fourier transforming device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7461114B2 (en) 2001-02-28 2008-12-02 Fujitsu Limited Fourier transform apparatus

Also Published As

Publication number Publication date
JPH0217829B2 (enExample) 1990-04-23

Similar Documents

Publication Publication Date Title
SE384931B (sv) Logiksystem for utforande av minst en forutbestemd logikfunktion i en digital dator for allmenna endamal
Mukhanov et al. RSFQ logic arithmetic
JPH0454471A (ja) スキャンパス付きフリップフロップ
DE3687407D1 (de) Logische schaltung mit zusammengeschalteten mehrtorflip-flops.
US4135249A (en) Signed double precision multiplication logic
GB1355107A (en) Digital filters
US3947670A (en) Signed multiplication logic
US4638449A (en) Multiplier architecture
JPS5987575A (ja) デ−タ並び換え回路
van Daalen et al. Probabilistic bit stream neural chip: Implementation
JPS5698030A (en) Odd dividing circuit
JP2674810B2 (ja) 多重化ｎ連一致保護回路
JPS5548898A (en) Composite latch circuit
Kinniment et al. Sequential-state binary parallel adder
Buckle et al. Programmable shift registers for numerical multiplication
Bass et al. Multiplier architecture for digital filters
SU716066A1 (ru) Сдвигающий регистр
JPS5685127A (en) Digital signal processor
JPS55123745A (en) Logic integrated circuit easy to check
Pekmestzi et al. Cellular two's complement serial—pipeline multipliers
GB1343643A (en) Apparatus for shifting digital data in a register
JPS55123743A (en) Logic integrated circuit easy to check
JPS63204360A (ja) プロセツサアレイ
JPS61154214A (ja) デイジタル・フイルタ
JPH05100778A (ja) 半導体出力回路