JPS5984429A - 微細パタ−ン形成方法 - Google Patents

微細パタ−ン形成方法

Info

Publication number
JPS5984429A
JPS5984429A JP19428682A JP19428682A JPS5984429A JP S5984429 A JPS5984429 A JP S5984429A JP 19428682 A JP19428682 A JP 19428682A JP 19428682 A JP19428682 A JP 19428682A JP S5984429 A JPS5984429 A JP S5984429A
Authority
JP
Japan
Prior art keywords
etching
film
pattern
mask
etched
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP19428682A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0157333B2 (enrdf_load_stackoverflow
Inventor
Shigeyoshi Suzuki
成嘉 鈴木
Kazuhide Saigo
斉郷 和秀
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP19428682A priority Critical patent/JPS5984429A/ja
Priority to US06/501,201 priority patent/US4551417A/en
Priority to CA000429834A priority patent/CA1207216A/en
Priority to IE1339/83A priority patent/IE54731B1/en
Priority to DE8383303324T priority patent/DE3363914D1/de
Priority to EP83303324A priority patent/EP0096596B2/en
Publication of JPS5984429A publication Critical patent/JPS5984429A/ja
Publication of JPH0157333B2 publication Critical patent/JPH0157333B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31144Etching the insulating layers by chemical or physical means using masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31127Etching organic layers
    • H01L21/31133Etching organic layers by chemical means
    • H01L21/31138Etching organic layers by chemical means by dry-etching

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)
  • Drying Of Semiconductors (AREA)
  • Electron Beam Exposure (AREA)
JP19428682A 1982-06-08 1982-11-05 微細パタ−ン形成方法 Granted JPS5984429A (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP19428682A JPS5984429A (ja) 1982-11-05 1982-11-05 微細パタ−ン形成方法
US06/501,201 US4551417A (en) 1982-06-08 1983-06-06 Method of forming patterns in manufacturing microelectronic devices
CA000429834A CA1207216A (en) 1982-06-08 1983-06-07 Method of forming patterns in manufacturing microelectronic devices
IE1339/83A IE54731B1 (en) 1982-06-08 1983-06-07 Microelectronic device manufacture
DE8383303324T DE3363914D1 (en) 1982-06-08 1983-06-08 Microelectronic device manufacture
EP83303324A EP0096596B2 (en) 1982-06-08 1983-06-08 Microelectronic device manufacture

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19428682A JPS5984429A (ja) 1982-11-05 1982-11-05 微細パタ−ン形成方法

Publications (2)

Publication Number Publication Date
JPS5984429A true JPS5984429A (ja) 1984-05-16
JPH0157333B2 JPH0157333B2 (enrdf_load_stackoverflow) 1989-12-05

Family

ID=16322070

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19428682A Granted JPS5984429A (ja) 1982-06-08 1982-11-05 微細パタ−ン形成方法

Country Status (1)

Country Link
JP (1) JPS5984429A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0157333B2 (enrdf_load_stackoverflow) 1989-12-05

Similar Documents

Publication Publication Date Title
JP3148426B2 (ja) パターン形成用材料
Haitjema et al. Extreme ultraviolet patterning of tin-oxo cages
JPWO2003017002A1 (ja) リソグラフィー用反射防止膜形成組成物
JP2006251794A (ja) フォトリソグラフィ・プロセス用のフォトレジスト・トップコート
IE54731B1 (en) Microelectronic device manufacture
JP4808385B2 (ja) ナノ材料の製造方法
JPS63187237A (ja) パターン化レジスト像の形成方法
JP6336136B2 (ja) 感放射線性又は感活性光線性組成物、並びに、それを用いた膜、マスクブランクス、レジストパターン形成方法、及び電子デバイスの製造方法
JP2002053612A (ja) フォトレジスト重合体、フォトレジスト重合体の製造方法、重合体、フォトレジスト組成物、フォトレジストパターン形成方法、及び半導体素子
JPS5984429A (ja) 微細パタ−ン形成方法
JPH0364861B2 (enrdf_load_stackoverflow)
JPH07160003A (ja) 三層レジスト法によるパターン形成方法
JPH0756354A (ja) 珪素含有高分子化合物及びそれを用いたレジスト材 料
JPH06332196A (ja) レジストパターンの形成方法
JPH08305028A (ja) レジスト
JPS62256804A (ja) レジスト材料
JPS6091351A (ja) レジスト材料
JPH0682215B2 (ja) 放射線用レジストおよびそれを用いたパタ−ン形成方法
JPS63116151A (ja) パタン形成方法
JP3766235B2 (ja) パタン形成方法および半導体装置の製造方法
US4273858A (en) Resist material for micro-fabrication with unsaturated dicarboxylic moiety
JPH03278059A (ja) 放射線感応性重合体およびそれを含有した放射線感応性組成物
JPS5915243A (ja) レジスト材料
JPH02129642A (ja) ネガ型レジスト材料
JPH0374436A (ja) ポリシロキサン超薄膜