JPS5975354A - プロセッサ装置 - Google Patents

プロセッサ装置

Info

Publication number
JPS5975354A
JPS5975354A JP57187103A JP18710382A JPS5975354A JP S5975354 A JPS5975354 A JP S5975354A JP 57187103 A JP57187103 A JP 57187103A JP 18710382 A JP18710382 A JP 18710382A JP S5975354 A JPS5975354 A JP S5975354A
Authority
JP
Japan
Prior art keywords
bus
processor
signal
buses
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57187103A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0434187B2 (OSRAM
Inventor
Katsura Kawakami
桂 川上
Shigeo Shimazaki
島崎　成夫
Etsuko Hirogami
広上　悦子
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP57187103A priority Critical patent/JPS5975354A/ja
Publication of JPS5975354A publication Critical patent/JPS5975354A/ja
Publication of JPH0434187B2 publication Critical patent/JPH0434187B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
JP57187103A 1982-10-25 1982-10-25 プロセッサ装置 Granted JPS5975354A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57187103A JPS5975354A (ja) 1982-10-25 1982-10-25 プロセッサ装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57187103A JPS5975354A (ja) 1982-10-25 1982-10-25 プロセッサ装置

Publications (2)

Publication Number Publication Date
JPS5975354A true JPS5975354A (ja) 1984-04-28
JPH0434187B2 JPH0434187B2 (OSRAM) 1992-06-05

Family

ID=16200153

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57187103A Granted JPS5975354A (ja) 1982-10-25 1982-10-25 プロセッサ装置

Country Status (1)

Country Link
JP (1) JPS5975354A (OSRAM)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6391787A (ja) * 1986-10-06 1988-04-22 Hitachi Ltd グラフイツク処理装置
US7266630B2 (en) 2002-12-16 2007-09-04 Matsushita Electric Industrial Co., Ltd. CPU contained LSI

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5393748A (en) * 1977-01-27 1978-08-17 Nec Corp Multiple information processor
JPS5680722A (en) * 1979-12-06 1981-07-02 Nippon Telegr & Teleph Corp <Ntt> Interprocessor control system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5393748A (en) * 1977-01-27 1978-08-17 Nec Corp Multiple information processor
JPS5680722A (en) * 1979-12-06 1981-07-02 Nippon Telegr & Teleph Corp <Ntt> Interprocessor control system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6391787A (ja) * 1986-10-06 1988-04-22 Hitachi Ltd グラフイツク処理装置
US7266630B2 (en) 2002-12-16 2007-09-04 Matsushita Electric Industrial Co., Ltd. CPU contained LSI

Also Published As

Publication number Publication date
JPH0434187B2 (OSRAM) 1992-06-05

Similar Documents

Publication Publication Date Title
US4975833A (en) Multiprocessor system which only allows alternately accessing to shared memory upon receiving read and write request signals
US4096572A (en) Computer system with a memory access arbitrator
EP0535696B1 (en) Apparatus for avoiding processor deadlock in a multiprocessor system
JPS5853379B2 (ja) 多重処理装置マイクロコンピュ−タ
JPH08255124A (ja) データ処理システムおよび方法
US5249297A (en) Methods and apparatus for carrying out transactions in a computer system
JPH10143466A (ja) バス通信システム
JP2003271574A (ja) 共有メモリ型マルチプロセッサシステムにおけるデータ通信方法
GB2396450A (en) Data bus system and method for performing cross-access between buses
JP2591502B2 (ja) 情報処理システムおよびそのバス調停方式
JPS5975354A (ja) プロセッサ装置
US5003461A (en) Cluster controller memory arbiter
JPS5852264B2 (ja) マルチユニツト・システム
JPH10307788A (ja) バスブリッジ
JPS61166647A (ja) マイクロプロセツサ装置およびアドレス可能なメモリから情報を読出すためのアクセス方法
JP2727514B2 (ja) 転送先ｉｄ指定回路
JPH064401A (ja) メモリアクセス回路
JPS6240565A (ja) メモリ制御方式
JP2705955B2 (ja) 並列情報処理装置
JPS5837575B2 (ja) ボセンケツゴウソウチ
JPH039497B2 (OSRAM)
JP2632049B2 (ja) マルチプロセッサシステム
JPH02211571A (ja) 情報処理装置
JP2976417B2 (ja) マルチプロセッサシステム
JPH0535693A (ja) データ転送装置