JPS5969944A - 底面絶縁体分離集積回路の製造方法 - Google Patents
底面絶縁体分離集積回路の製造方法Info
- Publication number
- JPS5969944A JPS5969944A JP57180352A JP18035282A JPS5969944A JP S5969944 A JPS5969944 A JP S5969944A JP 57180352 A JP57180352 A JP 57180352A JP 18035282 A JP18035282 A JP 18035282A JP S5969944 A JPS5969944 A JP S5969944A
- Authority
- JP
- Japan
- Prior art keywords
- region
- wafer
- isolation region
- element isolation
- integrated circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H10W10/021—
-
- H10P90/1906—
-
- H10W10/011—
-
- H10W10/061—
-
- H10W10/10—
-
- H10W10/181—
-
- H10W10/20—
-
- H10W10/041—
-
- H10W10/40—
Landscapes
- Bipolar Transistors (AREA)
- Element Separation (AREA)
- Bipolar Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57180352A JPS5969944A (ja) | 1982-10-14 | 1982-10-14 | 底面絶縁体分離集積回路の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57180352A JPS5969944A (ja) | 1982-10-14 | 1982-10-14 | 底面絶縁体分離集積回路の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5969944A true JPS5969944A (ja) | 1984-04-20 |
| JPS6320017B2 JPS6320017B2 (enExample) | 1988-04-26 |
Family
ID=16081730
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57180352A Granted JPS5969944A (ja) | 1982-10-14 | 1982-10-14 | 底面絶縁体分離集積回路の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5969944A (enExample) |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6080243A (ja) * | 1983-10-08 | 1985-05-08 | Nippon Telegr & Teleph Corp <Ntt> | 半導体装置およびその製造方法 |
| JPS61117848A (ja) * | 1984-11-14 | 1986-06-05 | Hitachi Ltd | 誘電体分離基体 |
| JPS61296735A (ja) * | 1985-06-25 | 1986-12-27 | Nec Corp | 半導体装置とその製造方法 |
| JPS63120437A (ja) * | 1986-11-10 | 1988-05-24 | Agency Of Ind Science & Technol | 半導体集積回路構造 |
| JPS6450555A (en) * | 1987-08-21 | 1989-02-27 | Nec Corp | Complementary mos transistor |
| JPH02206159A (ja) * | 1989-02-06 | 1990-08-15 | Nec Corp | 半導体装置の製造方法 |
| WO1994022167A1 (en) * | 1993-03-17 | 1994-09-29 | British Technology Group Limited | Semiconductor structure, and method of manufacturing same |
| JP2001226586A (ja) * | 2000-02-16 | 2001-08-21 | Hitachi Chem Co Ltd | 補強ウェハの製造方法及び電子部品 |
| JP2008311410A (ja) * | 2007-06-14 | 2008-12-25 | Denso Corp | 半導体装置 |
| JP2009124112A (ja) * | 2007-10-24 | 2009-06-04 | Denso Corp | 半導体装置及びその製造方法 |
| US8710568B2 (en) | 2007-10-24 | 2014-04-29 | Denso Corporation | Semiconductor device having a plurality of elements on one semiconductor substrate and method of manufacturing the same |
-
1982
- 1982-10-14 JP JP57180352A patent/JPS5969944A/ja active Granted
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6080243A (ja) * | 1983-10-08 | 1985-05-08 | Nippon Telegr & Teleph Corp <Ntt> | 半導体装置およびその製造方法 |
| JPS61117848A (ja) * | 1984-11-14 | 1986-06-05 | Hitachi Ltd | 誘電体分離基体 |
| JPS61296735A (ja) * | 1985-06-25 | 1986-12-27 | Nec Corp | 半導体装置とその製造方法 |
| JPS63120437A (ja) * | 1986-11-10 | 1988-05-24 | Agency Of Ind Science & Technol | 半導体集積回路構造 |
| JPS6450555A (en) * | 1987-08-21 | 1989-02-27 | Nec Corp | Complementary mos transistor |
| JPH02206159A (ja) * | 1989-02-06 | 1990-08-15 | Nec Corp | 半導体装置の製造方法 |
| WO1994022167A1 (en) * | 1993-03-17 | 1994-09-29 | British Technology Group Limited | Semiconductor structure, and method of manufacturing same |
| JP2001226586A (ja) * | 2000-02-16 | 2001-08-21 | Hitachi Chem Co Ltd | 補強ウェハの製造方法及び電子部品 |
| JP2008311410A (ja) * | 2007-06-14 | 2008-12-25 | Denso Corp | 半導体装置 |
| JP2009124112A (ja) * | 2007-10-24 | 2009-06-04 | Denso Corp | 半導体装置及びその製造方法 |
| US8710568B2 (en) | 2007-10-24 | 2014-04-29 | Denso Corporation | Semiconductor device having a plurality of elements on one semiconductor substrate and method of manufacturing the same |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6320017B2 (enExample) | 1988-04-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4334349A (en) | Method of producing semiconductor device | |
| US4169000A (en) | Method of forming an integrated circuit structure with fully-enclosed air isolation | |
| US3508980A (en) | Method of fabricating an integrated circuit structure with dielectric isolation | |
| EP0145415B1 (en) | Process for fabricating a soi type semiconductor device | |
| US4700464A (en) | Method of forming trench isolation in an integrated circuit | |
| JPH04266047A (ja) | 埋め込み層形成に相当するsoi型半導体装置の製造方法及び半導体装置 | |
| JPS5969944A (ja) | 底面絶縁体分離集積回路の製造方法 | |
| US3393349A (en) | Intergrated circuits having isolated islands with a plurality of semiconductor devices in each island | |
| JPS5942463B2 (ja) | 半導体集積回路装置 | |
| US4106050A (en) | Integrated circuit structure with fully enclosed air isolation | |
| JPS5974674A (ja) | 絶縁ゲ−ト半導体装置とその製造法 | |
| GB1310412A (en) | Semiconductor devices | |
| JPH0438141B2 (enExample) | ||
| KR890003146B1 (ko) | 유전체 격리구조를 가진 보상 반도체장치를 제조하는 방법 | |
| EP0076147B1 (en) | Method of producing a semiconductor device comprising an isolation region | |
| JPH02246267A (ja) | 半導体装置の製造方法 | |
| US3975818A (en) | Method of forming closely spaced electrodes onto semiconductor device | |
| JPH0363219B2 (enExample) | ||
| JPS5840851A (ja) | 相補型mos半導体装置及びその製造方法 | |
| JPS6231507B2 (enExample) | ||
| JP2603623B2 (ja) | 三次元半導体集積回路の製造方法 | |
| JPS61172346A (ja) | 半導体集積回路装置 | |
| JPH0395937A (ja) | Soi型半導体装置及びその製造方法 | |
| JPH0332232B2 (enExample) | ||
| JPH0157506B2 (enExample) |