JPS5964928A - 集積回路 - Google Patents
集積回路Info
- Publication number
- JPS5964928A JPS5964928A JP57175016A JP17501682A JPS5964928A JP S5964928 A JPS5964928 A JP S5964928A JP 57175016 A JP57175016 A JP 57175016A JP 17501682 A JP17501682 A JP 17501682A JP S5964928 A JPS5964928 A JP S5964928A
- Authority
- JP
- Japan
- Prior art keywords
- reference frequency
- output
- frequency
- phase comparator
- edge
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000010355 oscillation Effects 0.000 claims abstract description 9
- 239000004065 semiconductor Substances 0.000 claims abstract description 7
- 239000000758 substrate Substances 0.000 claims abstract description 7
- 230000002093 peripheral effect Effects 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 15
- 230000000630 rising effect Effects 0.000 description 10
- 230000003111 delayed effect Effects 0.000 description 7
- 238000004891 communication Methods 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000002250 progressing effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/0807—Details of the phase-locked loop concerning mainly a recovery circuit for the reference signal
Landscapes
- Manipulation Of Pulses (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57175016A JPS5964928A (ja) | 1982-10-05 | 1982-10-05 | 集積回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57175016A JPS5964928A (ja) | 1982-10-05 | 1982-10-05 | 集積回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5964928A true JPS5964928A (ja) | 1984-04-13 |
JPS645769B2 JPS645769B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1989-01-31 |
Family
ID=15988739
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57175016A Granted JPS5964928A (ja) | 1982-10-05 | 1982-10-05 | 集積回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5964928A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6150879A (en) * | 1997-09-22 | 2000-11-21 | Nec Corporation | Semiconductor apparatus for use in low voltage power supply |
-
1982
- 1982-10-05 JP JP57175016A patent/JPS5964928A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6150879A (en) * | 1997-09-22 | 2000-11-21 | Nec Corporation | Semiconductor apparatus for use in low voltage power supply |
Also Published As
Publication number | Publication date |
---|---|
JPS645769B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1989-01-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5789947A (en) | Phase comparator | |
JP3098027B2 (ja) | 位相ロック回路及び該位相ロック回路より成る周波数逓倍器 | |
KR100307990B1 (ko) | 디지털 pll 회로 및 클록 생성 방법 | |
US5406590A (en) | Method of and apparatus for correcting edge placement errors in multiplying phase locked loop circuits | |
EP0283275B1 (en) | Phase comparator circuit | |
CA2125443C (en) | Digitally controlled fractional frequency synthesizer | |
US6642800B2 (en) | Spurious-free fractional-N frequency synthesizer with multi-phase network circuit | |
KR0138220B1 (ko) | 위상동기루프회로의 클럭지연보상 및 듀티제어 장치 | |
US7417477B2 (en) | PLL circuit | |
JPH1168559A (ja) | 位相同期ループ回路 | |
JP2001510291A (ja) | 雑音低減回路 | |
JPH0789615B2 (ja) | 周波数シンセサイザ−回路 | |
US5281863A (en) | Phase-locked loop frequency-multiplying phase-matching circuit with a square-wave output | |
JPH06216767A (ja) | 安定化位相弁別器を備えるフェーズロックドループ用回路 | |
KR100256838B1 (ko) | Pll 회로와 pll 회로용 노이즈 감소 방법 | |
JPS5964928A (ja) | 集積回路 | |
US5870592A (en) | Clock generation apparatus and method for CMOS microprocessors using a differential saw oscillator | |
JPH07231223A (ja) | 周波数逓倍回路 | |
JPH07120942B2 (ja) | Pll回路 | |
US6298106B1 (en) | Frequency synthesiser | |
JPS58168333A (ja) | 位相同期ル−プ回路の位相比較方式 | |
JP3161137B2 (ja) | Pll回路 | |
JP2910643B2 (ja) | 位相同期回路 | |
KR200188170Y1 (ko) | 클럭 발생기 | |
JPH0443716A (ja) | 周波数逓倍回路 |