JPS5948945A - 半導体用リ−ドフレ−ムの製造方法 - Google Patents

半導体用リ−ドフレ−ムの製造方法

Info

Publication number
JPS5948945A
JPS5948945A JP16019882A JP16019882A JPS5948945A JP S5948945 A JPS5948945 A JP S5948945A JP 16019882 A JP16019882 A JP 16019882A JP 16019882 A JP16019882 A JP 16019882A JP S5948945 A JPS5948945 A JP S5948945A
Authority
JP
Japan
Prior art keywords
metal layer
metal strip
mask
coated
composite metal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP16019882A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6347345B2 (enrdf_load_stackoverflow
Inventor
Yoshihiro Matsuyama
松山 圭宏
Masaru Watanabe
勝 渡辺
Mitsuhiko Sugiyama
光彦 杉山
Kenji Konishi
健司 小西
Mamoru Onda
護 御田
Takashi Suzumura
隆志 鈴村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Cable Ltd
Original Assignee
Hitachi Cable Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Cable Ltd filed Critical Hitachi Cable Ltd
Priority to JP16019882A priority Critical patent/JPS5948945A/ja
Publication of JPS5948945A publication Critical patent/JPS5948945A/ja
Publication of JPS6347345B2 publication Critical patent/JPS6347345B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
    • H01L21/4814Conductive parts
    • H01L21/4821Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4828Etching

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP16019882A 1982-09-14 1982-09-14 半導体用リ−ドフレ−ムの製造方法 Granted JPS5948945A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16019882A JPS5948945A (ja) 1982-09-14 1982-09-14 半導体用リ−ドフレ−ムの製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16019882A JPS5948945A (ja) 1982-09-14 1982-09-14 半導体用リ−ドフレ−ムの製造方法

Publications (2)

Publication Number Publication Date
JPS5948945A true JPS5948945A (ja) 1984-03-21
JPS6347345B2 JPS6347345B2 (enrdf_load_stackoverflow) 1988-09-21

Family

ID=15709922

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16019882A Granted JPS5948945A (ja) 1982-09-14 1982-09-14 半導体用リ−ドフレ−ムの製造方法

Country Status (1)

Country Link
JP (1) JPS5948945A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7790048B2 (en) 2004-03-10 2010-09-07 S.O.I.Tec Silicon On Insulator Technologies Treatment of the working layer of a multilayer structure

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7790048B2 (en) 2004-03-10 2010-09-07 S.O.I.Tec Silicon On Insulator Technologies Treatment of the working layer of a multilayer structure

Also Published As

Publication number Publication date
JPS6347345B2 (enrdf_load_stackoverflow) 1988-09-21

Similar Documents

Publication Publication Date Title
US5683943A (en) Process for etching a semiconductor lead frame
JPS5826828B2 (ja) テ−プキヤリアの製造方法
JPH0746681B2 (ja) X線ステッパー用マスクの製造方法
DE19520768A1 (de) Verfahren zur Herstellung einer Halbleitervorrichtung mit Dünnfilmwiderstand
US5481798A (en) Etching method for forming a lead frame
JPS5948945A (ja) 半導体用リ−ドフレ−ムの製造方法
JP3440610B2 (ja) リードフレームの製造方法
JPS5858439B2 (ja) リ−ドフレ−ムの製造方法
JPS5948946A (ja) 半導体用リ−ドフレ−ムの製造方法
JPH07231062A (ja) リードフレームの加工方法
DE955737C (de) Schmelzbad, insbesondere Zinnbad
JPS5854188B2 (ja) 部分メツキ装置
JPS62165348A (ja) 半導体装置
JP2637175B2 (ja) 半導体用多ピンリードフレームの製造方法
JP3674238B2 (ja) リードフレームの製造方法
JPS5956750A (ja) 長尺条体の連続部分エツチング法
JPH11126859A (ja) リードフレームの製造方法
JPH0758267A (ja) リードフレーム
JPH07202098A (ja) リードフレームおよびその製造方法
JPS5823466B2 (ja) ブブンメツキホウホウ
JPS587843A (ja) リ−ドフレ−ムの製造方法
JPS63142660A (ja) リ−ドフレ−ムの製造方法
JPS627877A (ja) メツシユ製品の製造方法
JPH06252307A (ja) リードフレームの製造方法
JP2000178799A (ja) 多層めっき工程の管理方法