JPS5943547A - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法Info
- Publication number
- JPS5943547A JPS5943547A JP15411582A JP15411582A JPS5943547A JP S5943547 A JPS5943547 A JP S5943547A JP 15411582 A JP15411582 A JP 15411582A JP 15411582 A JP15411582 A JP 15411582A JP S5943547 A JPS5943547 A JP S5943547A
- Authority
- JP
- Japan
- Prior art keywords
- film
- semiconductor
- manufacturing
- etching
- polycrystalline
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76294—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using selective deposition of single crystal silicon, i.e. SEG techniques
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Element Separation (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15411582A JPS5943547A (ja) | 1982-09-03 | 1982-09-03 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15411582A JPS5943547A (ja) | 1982-09-03 | 1982-09-03 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5943547A true JPS5943547A (ja) | 1984-03-10 |
JPS6320018B2 JPS6320018B2 (enrdf_load_stackoverflow) | 1988-04-26 |
Family
ID=15577248
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15411582A Granted JPS5943547A (ja) | 1982-09-03 | 1982-09-03 | 半導体装置の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5943547A (enrdf_load_stackoverflow) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63258040A (ja) * | 1987-04-15 | 1988-10-25 | Nec Corp | 素子分離領域の形成方法 |
US4824797A (en) * | 1985-10-31 | 1989-04-25 | International Business Machines Corporation | Self-aligned channel stop |
-
1982
- 1982-09-03 JP JP15411582A patent/JPS5943547A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4824797A (en) * | 1985-10-31 | 1989-04-25 | International Business Machines Corporation | Self-aligned channel stop |
JPS63258040A (ja) * | 1987-04-15 | 1988-10-25 | Nec Corp | 素子分離領域の形成方法 |
Also Published As
Publication number | Publication date |
---|---|
JPS6320018B2 (enrdf_load_stackoverflow) | 1988-04-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS63107119A (ja) | ステップ絶縁層を有する集積回路の製造方法 | |
JPS63288043A (ja) | 側面隔離素子の分離方法 | |
JPS5943547A (ja) | 半導体装置の製造方法 | |
TW200411758A (en) | Method for fabricating contact pad of semiconductor device | |
US6194319B1 (en) | Semiconductor processing method of reducing an etch rate of one portion of a doped material relative to another portion, and methods of forming openings | |
JPH0837289A (ja) | 半導体装置及びその製造方法 | |
JP3170458B2 (ja) | 微細半導体素子のコンタクトホールの形成方法 | |
JPH06177236A (ja) | トレンチ構造の素子分離膜の製造方法 | |
US5455198A (en) | Method for fabricating tungsten contact plug | |
JPH08162427A (ja) | 半導体装置の製造方法 | |
JP3231754B2 (ja) | 半導体装置の製造方法 | |
JP2692918B2 (ja) | 半導体装置の製造方法 | |
JPH0689941A (ja) | 半導体装置及びその製造方法 | |
JPS5966125A (ja) | 半導体装置の製造方法 | |
JP2727574B2 (ja) | 半導体装置の製造方法 | |
JPH02156537A (ja) | 半導体装置の製造方法 | |
JPH0491429A (ja) | 半導体装置の製造方法 | |
JPH0577330B2 (enrdf_load_stackoverflow) | ||
JPS6132441A (ja) | 誘電体分離領域の形成方法 | |
JPH04277649A (ja) | 半導体装置の製造方法 | |
JPS59215746A (ja) | 半導体装置の製造方法 | |
JPS61216344A (ja) | 半導体装置の製造方法 | |
JPH05304150A (ja) | 半導体集積回路装置の製造方法 | |
JPS61176114A (ja) | 半導体装置の製造方法 | |
JPH0273651A (ja) | 半導体装置 |