JPS5936862A - プロセツサ間通信方式 - Google Patents

プロセツサ間通信方式

Info

Publication number
JPS5936862A
JPS5936862A JP14670482A JP14670482A JPS5936862A JP S5936862 A JPS5936862 A JP S5936862A JP 14670482 A JP14670482 A JP 14670482A JP 14670482 A JP14670482 A JP 14670482A JP S5936862 A JPS5936862 A JP S5936862A
Authority
JP
Japan
Prior art keywords
processor
bus
signal line
register
communication
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14670482A
Other languages
English (en)
Japanese (ja)
Other versions
JPS636892B2 (enrdf_load_stackoverflow
Inventor
Satoru Fukami
深海　悟
Taichi Nakamura
太一 中村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP14670482A priority Critical patent/JPS5936862A/ja
Publication of JPS5936862A publication Critical patent/JPS5936862A/ja
Publication of JPS636892B2 publication Critical patent/JPS636892B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
JP14670482A 1982-08-24 1982-08-24 プロセツサ間通信方式 Granted JPS5936862A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14670482A JPS5936862A (ja) 1982-08-24 1982-08-24 プロセツサ間通信方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14670482A JPS5936862A (ja) 1982-08-24 1982-08-24 プロセツサ間通信方式

Publications (2)

Publication Number Publication Date
JPS5936862A true JPS5936862A (ja) 1984-02-29
JPS636892B2 JPS636892B2 (enrdf_load_stackoverflow) 1988-02-12

Family

ID=15413654

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14670482A Granted JPS5936862A (ja) 1982-08-24 1982-08-24 プロセツサ間通信方式

Country Status (1)

Country Link
JP (1) JPS5936862A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH027151A (ja) * 1988-06-27 1990-01-11 Nitsuko Corp マルチプロセッサシステム

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH027151A (ja) * 1988-06-27 1990-01-11 Nitsuko Corp マルチプロセッサシステム

Also Published As

Publication number Publication date
JPS636892B2 (enrdf_load_stackoverflow) 1988-02-12

Similar Documents

Publication Publication Date Title
US4737932A (en) Processor
US5214759A (en) Multiprocessors including means for communicating with each other through shared memory
EP0194462B1 (en) System bus means for inter-processor communication
US6986005B2 (en) Low latency lock for multiprocessor computer system
KR100457146B1 (ko) 비정형 메모리 액세스 데이터 프로세싱 시스템을 위한 인터럽트 아키텍쳐
JPH0473176B2 (enrdf_load_stackoverflow)
JPH04257054A (ja) チャネル間接続装置
JPH0246974B2 (enrdf_load_stackoverflow)
JPS5936862A (ja) プロセツサ間通信方式
JPH01305461A (ja) バス使用権制御方式
JP2576934B2 (ja) メモリ−マップド割込み方式
JPH0374751A (ja) 入出力制御装置
JPH03119447A (ja) 情報処理装置
JPH03235152A (ja) バス制御方式
JPH04359353A (ja) バス制御装置
JPS605368A (ja) 通信制御処理装置
JPS63205753A (ja) バス制御装置
JPH0448267B2 (enrdf_load_stackoverflow)
JPH0635840A (ja) マルチプロセッサシステム
JPH0533414B2 (enrdf_load_stackoverflow)
JPH07262150A (ja) 並列計算機
JPS6134654A (ja) バスマスタ制御装置
JPS61267850A (ja) 共通バス制御方式
JPH036766A (ja) マルチプロセッサ装置における同報通信方式
JPH0216667A (ja) プロセッサ・システム