JPS593678A - 並列同期動作制御装置 - Google Patents

並列同期動作制御装置

Info

Publication number
JPS593678A
JPS593678A JP57114319A JP11431982A JPS593678A JP S593678 A JPS593678 A JP S593678A JP 57114319 A JP57114319 A JP 57114319A JP 11431982 A JP11431982 A JP 11431982A JP S593678 A JPS593678 A JP S593678A
Authority
JP
Japan
Prior art keywords
signal
frequency
output
clock
divided
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57114319A
Other languages
English (en)
Japanese (ja)
Other versions
JPS635787B2 (enrdf_load_stackoverflow
Inventor
Kenichi Taki
滝　賢一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kanadevia Corp
Original Assignee
Hitachi Zosen Corp
Hitachi Shipbuilding and Engineering Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Zosen Corp, Hitachi Shipbuilding and Engineering Co Ltd filed Critical Hitachi Zosen Corp
Priority to JP57114319A priority Critical patent/JPS593678A/ja
Publication of JPS593678A publication Critical patent/JPS593678A/ja
Publication of JPS635787B2 publication Critical patent/JPS635787B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP57114319A 1982-06-30 1982-06-30 並列同期動作制御装置 Granted JPS593678A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57114319A JPS593678A (ja) 1982-06-30 1982-06-30 並列同期動作制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57114319A JPS593678A (ja) 1982-06-30 1982-06-30 並列同期動作制御装置

Publications (2)

Publication Number Publication Date
JPS593678A true JPS593678A (ja) 1984-01-10
JPS635787B2 JPS635787B2 (enrdf_load_stackoverflow) 1988-02-05

Family

ID=14634866

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57114319A Granted JPS593678A (ja) 1982-06-30 1982-06-30 並列同期動作制御装置

Country Status (1)

Country Link
JP (1) JPS593678A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS635787B2 (enrdf_load_stackoverflow) 1988-02-05

Similar Documents

Publication Publication Date Title
US4644498A (en) Fault-tolerant real time clock
US4095267A (en) Clock pulse control system for microcomputer systems
US20010043098A1 (en) Phase lock loop system and method
JPH0659769A (ja) ディジタルコンピュータのクロック生成回路および方法
US3257546A (en) Computer check test
JPH0433056B2 (enrdf_load_stackoverflow)
US4857868A (en) Data driven clock generator
US4295220A (en) Clock check circuits using delayed signals
JPS593678A (ja) 並列同期動作制御装置
US4015493A (en) Dynamic production counter for a corrugator
JPS5890226A (ja) 同期式デ−タ処理装置
JPS6337421B2 (enrdf_load_stackoverflow)
EP0800136B1 (en) Fault tolerant clock signal source for triplicated data processing system
JP2615984B2 (ja) 信号処理回路
JP2588290B2 (ja) データ入出力システム
JPH0630035B2 (ja) クロック同期型システムにおけるクロック切替え制御方式
JPS6057606B2 (ja) Ｌｓｉのフアンクシヨン識別方式
SU1661773A1 (ru) Устройство дл контрол системы электропитани
JPH0321076Y2 (enrdf_load_stackoverflow)
SU611286A1 (ru) Устройство фазовой автоподстройки частоты
SU781816A1 (ru) Устройство дл поиска кратных неисправностей в однотипных логических блоках
JPH0342763A (ja) マルチプロセッサのシステムクロック同期装置
SU725184A1 (ru) Устройство дл многорежимного управлени трехфазным шаговым двигателем
SU1264186A1 (ru) Устройство дл контрол цифровых блоков
JPH03812B2 (enrdf_load_stackoverflow)