JPS5935267A - マルチマイクロプロセツサ - Google Patents

マルチマイクロプロセツサ

Info

Publication number
JPS5935267A
JPS5935267A JP57145156A JP14515682A JPS5935267A JP S5935267 A JPS5935267 A JP S5935267A JP 57145156 A JP57145156 A JP 57145156A JP 14515682 A JP14515682 A JP 14515682A JP S5935267 A JPS5935267 A JP S5935267A
Authority
JP
Japan
Prior art keywords
cpu
microprocessor
access
line
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57145156A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6341103B2 (https=
Inventor
Hisao Sakamoto
阪本　久男
Takuya Sugita
杉田　卓也
Kimiko Shima
島　紀美子
Katsuhide Tsukamoto
勝秀 塚本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP57145156A priority Critical patent/JPS5935267A/ja
Publication of JPS5935267A publication Critical patent/JPS5935267A/ja
Publication of JPS6341103B2 publication Critical patent/JPS6341103B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
JP57145156A 1982-08-20 1982-08-20 マルチマイクロプロセツサ Granted JPS5935267A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57145156A JPS5935267A (ja) 1982-08-20 1982-08-20 マルチマイクロプロセツサ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57145156A JPS5935267A (ja) 1982-08-20 1982-08-20 マルチマイクロプロセツサ

Publications (2)

Publication Number Publication Date
JPS5935267A true JPS5935267A (ja) 1984-02-25
JPS6341103B2 JPS6341103B2 (https=) 1988-08-15

Family

ID=15378716

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57145156A Granted JPS5935267A (ja) 1982-08-20 1982-08-20 マルチマイクロプロセツサ

Country Status (1)

Country Link
JP (1) JPS5935267A (https=)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62150459A (ja) * 1985-12-24 1987-07-04 Nec Corp シングルチツプマイクロコンピユ−タ
JPS63158145A (ja) * 1986-09-24 1988-07-01 フレゼニウス　アクチエンゲゼルシャフト 遠心分離装置
US5229586A (en) * 1988-10-28 1993-07-20 Tokyo Electric Co., Ltd. Card issuing apparatus having sequential processing units
EP0572262A3 (en) * 1992-05-28 1994-12-14 C Cube Microsystems Decoder for compressed video signals.

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54120511A (en) * 1978-03-11 1979-09-19 Nippon Telegr & Teleph Corp <Ntt> Reception system for digital multi-frequency signal

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54120511A (en) * 1978-03-11 1979-09-19 Nippon Telegr & Teleph Corp <Ntt> Reception system for digital multi-frequency signal

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62150459A (ja) * 1985-12-24 1987-07-04 Nec Corp シングルチツプマイクロコンピユ−タ
JPS63158145A (ja) * 1986-09-24 1988-07-01 フレゼニウス　アクチエンゲゼルシャフト 遠心分離装置
US5229586A (en) * 1988-10-28 1993-07-20 Tokyo Electric Co., Ltd. Card issuing apparatus having sequential processing units
US5870497A (en) * 1991-03-15 1999-02-09 C-Cube Microsystems Decoder for compressed video signals
EP0572262A3 (en) * 1992-05-28 1994-12-14 C Cube Microsystems Decoder for compressed video signals.

Also Published As

Publication number Publication date
JPS6341103B2 (https=) 1988-08-15

Similar Documents

Publication Publication Date Title
KR100207887B1 (ko) 데이타 프로세싱 시스템 및 방법
CN113535425A (zh) 一种数据发送方法、装置、电子设备及存储介质
KR950010529B1 (ko) 프로세서간 통신을 위한 메모리 공유 장치
JPS5935267A (ja) マルチマイクロプロセツサ
JP3460090B2 (ja) バス・インタフェース制御回路
JPH064398A (ja) 情報処理装置
KR20070080307A (ko) Ｃｐｕ의 성능 향상을 위한 버스 구조를 갖는 시스템과성능 향상방법
JPS6240565A (ja) メモリ制御方式
JPH05289987A (ja) バス権調停回路
JPS6162158A (ja) デ−タ授受システム
JPH056333A (ja) マルチプロセサシステム
JPH03296159A (ja) Ｄｍａ装置のメモリアクセス方式
JPS61153770A (ja) 画像処理装置
KR100703387B1 (ko) 메인프로세서를 이용한 td-버스와 p-버스 정합장치
JP2856709B2 (ja) バス間結合システム
JPH06175966A (ja) デ−タ転送方式
JPH05265932A (ja) バス制御方式
GB2222283A (en) Data transfer between modules in a processing system
JPS62114043A (ja) 情報処理システム
JPS61183766A (ja) Ｄｍａデ−タ転送方法
JPH0481963A (ja) システムバス拡張装置
JPS6132710B2 (https=)
JPH0120459B2 (https=)
JPH08185370A (ja) マイクロ・プロセッサ制御装置
JPS6029861A (ja) 周辺装置インタ−フエイス