JPS5933989A - サンプル位相調整方式 - Google Patents
サンプル位相調整方式Info
- Publication number
- JPS5933989A JPS5933989A JP57143249A JP14324982A JPS5933989A JP S5933989 A JPS5933989 A JP S5933989A JP 57143249 A JP57143249 A JP 57143249A JP 14324982 A JP14324982 A JP 14324982A JP S5933989 A JPS5933989 A JP S5933989A
- Authority
- JP
- Japan
- Prior art keywords
- output
- signal
- outputs
- clock
- delay line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N9/00—Details of colour television systems
- H04N9/64—Circuits for processing colour signals
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Color Television Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57143249A JPS5933989A (ja) | 1982-08-20 | 1982-08-20 | サンプル位相調整方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57143249A JPS5933989A (ja) | 1982-08-20 | 1982-08-20 | サンプル位相調整方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5933989A true JPS5933989A (ja) | 1984-02-24 |
| JPH0157871B2 JPH0157871B2 (enExample) | 1989-12-07 |
Family
ID=15334350
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57143249A Granted JPS5933989A (ja) | 1982-08-20 | 1982-08-20 | サンプル位相調整方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5933989A (enExample) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5571390A (en) * | 1978-11-24 | 1980-05-29 | Hitachi Ltd | Clock stabilizing circuit |
| JPS56117425A (en) * | 1980-02-21 | 1981-09-14 | Nec Corp | Analog-digital converting circuit |
-
1982
- 1982-08-20 JP JP57143249A patent/JPS5933989A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5571390A (en) * | 1978-11-24 | 1980-05-29 | Hitachi Ltd | Clock stabilizing circuit |
| JPS56117425A (en) * | 1980-02-21 | 1981-09-14 | Nec Corp | Analog-digital converting circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0157871B2 (enExample) | 1989-12-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR0129532B1 (ko) | 클럭 신호 발생 시스템 | |
| JPH02276371A (ja) | 映像信号のクランプ回路 | |
| EP0483745B1 (en) | Digital colour signal processing with clock signal control for a video camera | |
| JPS61157095A (ja) | 位相同期回路 | |
| JPS59185473A (ja) | テレビジヨン同期変換装置 | |
| IT8223050A1 (it) | Generatore di segnali di orologio per un ricevitore di segnali televisivi a colori, di tipo digitale | |
| KR100466553B1 (ko) | 지연 정정 회로 | |
| JPS5933989A (ja) | サンプル位相調整方式 | |
| JP2597650B2 (ja) | クランプ回路 | |
| US5703656A (en) | Digital phase error detector for locking to color subcarrier of video signals | |
| US7298418B2 (en) | Method and system for processing in a non-line locked system | |
| JP3271290B2 (ja) | 同期分離回路 | |
| JPS647556B2 (enExample) | ||
| JPS625515B2 (enExample) | ||
| JP2570789B2 (ja) | ディジタル色信号復調回路 | |
| JPS6019363A (ja) | デイジタル信号処理系における位相同期方式 | |
| JP2522308B2 (ja) | クロック形成回路 | |
| JPH03241995A (ja) | 映像信号の時間差補正装置 | |
| JPH03123290A (ja) | Y/c分離回路 | |
| JPH0260286A (ja) | 映像信号処理装置 | |
| JPH04152764A (ja) | A/d変換装置 | |
| JPS63151287A (ja) | 映像信号の処理装置 | |
| JPH0369275A (ja) | 映像信号クランプ回路 | |
| JPH0823546A (ja) | クロマ信号の位相制御装置 | |
| JPS62111575A (ja) | クロツク制御回路 |