JPS5932929B2 - パルス計数方式 - Google Patents
パルス計数方式Info
- Publication number
- JPS5932929B2 JPS5932929B2 JP49025556A JP2555674A JPS5932929B2 JP S5932929 B2 JPS5932929 B2 JP S5932929B2 JP 49025556 A JP49025556 A JP 49025556A JP 2555674 A JP2555674 A JP 2555674A JP S5932929 B2 JPS5932929 B2 JP S5932929B2
- Authority
- JP
- Japan
- Prior art keywords
- pulse
- input
- comparison
- counting
- pulses
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Manipulation Of Pulses (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP49025556A JPS5932929B2 (ja) | 1974-03-04 | 1974-03-04 | パルス計数方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP49025556A JPS5932929B2 (ja) | 1974-03-04 | 1974-03-04 | パルス計数方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS50120247A JPS50120247A (enrdf_load_stackoverflow) | 1975-09-20 |
JPS5932929B2 true JPS5932929B2 (ja) | 1984-08-11 |
Family
ID=12169210
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP49025556A Expired JPS5932929B2 (ja) | 1974-03-04 | 1974-03-04 | パルス計数方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5932929B2 (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5814626A (ja) * | 1981-07-20 | 1983-01-27 | Hitachi Ltd | マイクロプロセッサ |
-
1974
- 1974-03-04 JP JP49025556A patent/JPS5932929B2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS50120247A (enrdf_load_stackoverflow) | 1975-09-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3751645A (en) | Method of and device for the digital simulation of digital computer configurations | |
IE53301B1 (en) | A crt display device with a picture-rearranging circuit | |
JPS5932929B2 (ja) | パルス計数方式 | |
US3430201A (en) | Extending pulse rate multiplication capability of system that includes general purpose computer and hardwired pulse rate multiplier of limited capacity | |
JP2574345B2 (ja) | バス調停装置 | |
JPH0296429A (ja) | デジタル分周装置 | |
US3678471A (en) | Zero suppression circuit | |
JP2538680B2 (ja) | Crt制御回路 | |
JPS6349853A (ja) | 論理シミユレ−シヨン処理方式 | |
US5914678A (en) | Triplet decoding circuit and triplet decoding method | |
JPS58163031A (ja) | バス割当制御方式 | |
JPS6045862A (ja) | 共有メモリ装置 | |
JP2771628B2 (ja) | タイマカウンタ | |
JPH02139652A (ja) | マイクロ・コンピューター | |
JPS5916060A (ja) | メモリ制御回路 | |
JPH03282955A (ja) | バスアービトレーション回路 | |
JPS6236407B2 (enrdf_load_stackoverflow) | ||
JPS6167322A (ja) | リ−ドソロモン符号・復号方式の訂正用メモリ制御回路 | |
JPH0779247B2 (ja) | デコ−ド回路 | |
JPS6032091A (ja) | 陰面処理方式 | |
JPH0474745B2 (enrdf_load_stackoverflow) | ||
JPH10289093A (ja) | 情報処理システム | |
JPS588336A (ja) | デ−タ転送方法 | |
JPS60160460A (ja) | Dma制御方式 | |
JPS598057A (ja) | メモリ装置 |