JPS59205644A - 入出力制御回路 - Google Patents

入出力制御回路

Info

Publication number
JPS59205644A
JPS59205644A JP58080351A JP8035183A JPS59205644A JP S59205644 A JPS59205644 A JP S59205644A JP 58080351 A JP58080351 A JP 58080351A JP 8035183 A JP8035183 A JP 8035183A JP S59205644 A JPS59205644 A JP S59205644A
Authority
JP
Japan
Prior art keywords
input
output
data
serial
serial data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58080351A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0225209B2 (cg-RX-API-DMAC10.html
Inventor
Saikichi Sekido
関戸 才吉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP58080351A priority Critical patent/JPS59205644A/ja
Publication of JPS59205644A publication Critical patent/JPS59205644A/ja
Publication of JPH0225209B2 publication Critical patent/JPH0225209B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M9/00Parallel/series conversion or vice versa

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
JP58080351A 1983-05-09 1983-05-09 入出力制御回路 Granted JPS59205644A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58080351A JPS59205644A (ja) 1983-05-09 1983-05-09 入出力制御回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58080351A JPS59205644A (ja) 1983-05-09 1983-05-09 入出力制御回路

Publications (2)

Publication Number Publication Date
JPS59205644A true JPS59205644A (ja) 1984-11-21
JPH0225209B2 JPH0225209B2 (cg-RX-API-DMAC10.html) 1990-06-01

Family

ID=13715827

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58080351A Granted JPS59205644A (ja) 1983-05-09 1983-05-09 入出力制御回路

Country Status (1)

Country Link
JP (1) JPS59205644A (cg-RX-API-DMAC10.html)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63183643U (cg-RX-API-DMAC10.html) * 1987-05-15 1988-11-25
JPH04174044A (ja) * 1989-12-02 1992-06-22 Motorola Inc データ・インターフェース・システム

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63183643U (cg-RX-API-DMAC10.html) * 1987-05-15 1988-11-25
JPH04174044A (ja) * 1989-12-02 1992-06-22 Motorola Inc データ・インターフェース・システム

Also Published As

Publication number Publication date
JPH0225209B2 (cg-RX-API-DMAC10.html) 1990-06-01

Similar Documents

Publication Publication Date Title
JPH01280843A (ja) 状態マシンチェッカー
JPH03182957A (ja) 読み出しおよび書き込み用プロトコール
JPH0473337B2 (cg-RX-API-DMAC10.html)
JPS59205644A (ja) 入出力制御回路
CN112559264B (zh) 基于uvm的验证平台实现fpga通用串口的仿真测试方法
JPH03266011A (ja) フォールト・トレラント・システム及びその冗長系間の同期方法並びに多重化クロツク発振器
JPS612440A (ja) 並列デ−タ伝送装置
JPH06104875A (ja) シリアルポート
JPH0434786B2 (cg-RX-API-DMAC10.html)
JP2870101B2 (ja) データパス診断回路
JPS612085A (ja) アナログlsiテスタ
JPH11120212A (ja) 回路設計方法及び装置並びにそのプログラムを記録した記録媒体
JP2001177583A (ja) 非同期シリアルデータ通信方法
JPS6072053A (ja) 機番設定方式
JPS61169952A (ja) メモリ1ビツトエラ−修正機能の自動確認方法
CN116248216A (zh) 主备板时间同步方法、装置、路由器、电子设备及介质
JP2735760B2 (ja) パターン検出回路
JPS6077251A (ja) 誤り検出回路
JPS59181869A (ja) 網制御装置
CN118674063A (zh) 基于环式提高强化学习分布式训练效率的方法和装置
JPH0548581A (ja) パリテイ付加方式
JPS635778B2 (cg-RX-API-DMAC10.html)
JPS6074750A (ja) 通信回線インタフェ−ス折返し方式
JPH0637738A (ja) データ伝送誤り制御方式
JPS59188753A (ja) パリテイ生成方法