JPS5920195B2 - シフトレジスタ - Google Patents
シフトレジスタInfo
- Publication number
- JPS5920195B2 JPS5920195B2 JP56002755A JP275581A JPS5920195B2 JP S5920195 B2 JPS5920195 B2 JP S5920195B2 JP 56002755 A JP56002755 A JP 56002755A JP 275581 A JP275581 A JP 275581A JP S5920195 B2 JPS5920195 B2 JP S5920195B2
- Authority
- JP
- Japan
- Prior art keywords
- shift register
- register
- static shift
- terminal
- control signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
Landscapes
- Shift Register Type Memory (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/123,434 US4341960A (en) | 1980-02-21 | 1980-02-21 | I2 L Static shift register |
| US123434 | 2002-04-16 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS56130897A JPS56130897A (en) | 1981-10-14 |
| JPS5920195B2 true JPS5920195B2 (ja) | 1984-05-11 |
Family
ID=22408665
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56002755A Expired JPS5920195B2 (ja) | 1980-02-21 | 1981-01-13 | シフトレジスタ |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US4341960A (enExample) |
| JP (1) | JPS5920195B2 (enExample) |
| DE (1) | DE3106574C2 (enExample) |
| FR (1) | FR2476893A1 (enExample) |
| GB (1) | GB2070304B (enExample) |
| IT (1) | IT1145459B (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6066396A (ja) * | 1983-09-20 | 1985-04-16 | Fujitsu Ltd | シフトレジスタ |
| US5049767A (en) * | 1989-05-01 | 1991-09-17 | Honeywell Inc. | Shared inverter outputs delay system |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3195053A (en) * | 1963-04-29 | 1965-07-13 | Westinghouse Electric Corp | Nor shift register |
| US3636376A (en) * | 1969-05-01 | 1972-01-18 | Fairchild Camera Instr Co | Logic network with a low-power shift register |
| US3851187A (en) * | 1971-03-05 | 1974-11-26 | H Pao | High speed shift register with t-t-l compatibility |
| US4099263A (en) * | 1976-11-04 | 1978-07-04 | Motorola Inc. | Buffering for an I2 L memory cell |
| US4075508A (en) * | 1976-11-04 | 1978-02-21 | Motorola, Inc. | I2 L injector current source |
| JPS5847092B2 (ja) * | 1976-12-14 | 1983-10-20 | 株式会社東芝 | 論理回路 |
| DE2805217C3 (de) * | 1978-02-08 | 1980-11-20 | Deutsche Itt Industries Gmbh, 7800 Freiburg | Monolithisch integrierte I2 L-Schaltung fur ein Zweiphasen-Schieberegister |
-
1980
- 1980-02-21 US US06/123,434 patent/US4341960A/en not_active Expired - Lifetime
- 1980-11-12 GB GB8036292A patent/GB2070304B/en not_active Expired
-
1981
- 1981-01-13 JP JP56002755A patent/JPS5920195B2/ja not_active Expired
- 1981-01-19 FR FR8100914A patent/FR2476893A1/fr active Granted
- 1981-02-19 IT IT47842/81A patent/IT1145459B/it active
- 1981-02-21 DE DE3106574A patent/DE3106574C2/de not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| DE3106574A1 (de) | 1982-03-04 |
| FR2476893A1 (fr) | 1981-08-28 |
| JPS56130897A (en) | 1981-10-14 |
| IT8147842A0 (it) | 1981-02-19 |
| IT1145459B (it) | 1986-11-05 |
| GB2070304B (en) | 1984-02-29 |
| FR2476893B1 (enExample) | 1984-04-27 |
| GB2070304A (en) | 1981-09-03 |
| US4341960A (en) | 1982-07-27 |
| DE3106574C2 (de) | 1985-01-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4414547A (en) | Storage logic array having two conductor data column | |
| US3675043A (en) | High speed dynamic buffer | |
| JPH0664910B2 (ja) | データ・ラッチ回路 | |
| JP4737627B2 (ja) | スタティッククロックパルス発生器およびディスプレイ | |
| JPH07202686A (ja) | パルス発生器 | |
| JPH0440894B2 (enExample) | ||
| JPH06196637A (ja) | 保持形bicmos感知増幅器を有するメモリ | |
| JP3144374B2 (ja) | 信号変化加速バス駆動回路 | |
| US3636376A (en) | Logic network with a low-power shift register | |
| US4736119A (en) | Dynamic CMOS current surge control | |
| JPH0946189A (ja) | クロック供給回路 | |
| JPH09312553A (ja) | 論理回路 | |
| JPS5920195B2 (ja) | シフトレジスタ | |
| JPH0736507B2 (ja) | 半導体論理回路 | |
| US4856034A (en) | Semiconductor integrated circuit | |
| US4893034A (en) | Stop/restart latch | |
| JPH07107122A (ja) | デジタル信号伝送回路 | |
| US4918657A (en) | Semiconductor memory device provided with an improved precharge and enable control circuit | |
| CN100377258C (zh) | 移位寄存电路 | |
| JPS63149898A (ja) | メモリの出力回路の自己同期デバイス | |
| US4020362A (en) | Counter using an inverter and shift registers | |
| JP2002016482A (ja) | データ一時記憶装置 | |
| US3832578A (en) | Static flip-flop circuit | |
| JP2760431B2 (ja) | メモリ | |
| JPS59117315A (ja) | パルス発生回路 |