JPS59200527A - 叉点プレインを有する回路 - Google Patents

叉点プレインを有する回路

Info

Publication number
JPS59200527A
JPS59200527A JP59071038A JP7103884A JPS59200527A JP S59200527 A JPS59200527 A JP S59200527A JP 59071038 A JP59071038 A JP 59071038A JP 7103884 A JP7103884 A JP 7103884A JP S59200527 A JPS59200527 A JP S59200527A
Authority
JP
Japan
Prior art keywords
transistor
clock
plane
transistors
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59071038A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0457129B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
ハング−フアイ・ステイ−ヴン・ロウ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
American Telephone and Telegraph Co Inc
AT&T Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by American Telephone and Telegraph Co Inc, AT&T Corp filed Critical American Telephone and Telegraph Co Inc
Publication of JPS59200527A publication Critical patent/JPS59200527A/ja
Publication of JPH0457129B2 publication Critical patent/JPH0457129B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01728—Modifications for accelerating switching in field-effect transistor circuits in synchronous circuits, i.e. by using clock signals
    • H03K19/01742—Modifications for accelerating switching in field-effect transistor circuits in synchronous circuits, i.e. by using clock signals by means of a pull-up or down element
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
    • H03K19/17716—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays with synchronous operation, i.e. using clock signals, e.g. of I/O or coupling register
    • H03K19/1772—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays with synchronous operation, i.e. using clock signals, e.g. of I/O or coupling register with synchronous operation of at least one of the logical matrixes

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
JP59071038A 1983-04-11 1984-04-11 叉点プレインを有する回路 Granted JPS59200527A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/483,645 US4577190A (en) 1983-04-11 1983-04-11 Programmed logic array with auxiliary pull-up means to increase precharging speed
US483,645 1983-04-11

Publications (2)

Publication Number Publication Date
JPS59200527A true JPS59200527A (ja) 1984-11-13
JPH0457129B2 JPH0457129B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1992-09-10

Family

ID=23920923

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59071038A Granted JPS59200527A (ja) 1983-04-11 1984-04-11 叉点プレインを有する回路

Country Status (5)

Country Link
US (1) US4577190A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS59200527A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE3413139A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
FR (1) FR2544143B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
GB (1) GB2138189B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61154315A (ja) * 1984-12-21 1986-07-14 ナームローゼ　フエンノートチヤツプ　フイリツプス　グロエイラムペンフアブリーケン 無比率ｆｅｔプログラム可能論理配列

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4668880A (en) * 1984-03-26 1987-05-26 American Telephone And Telegraph Company, At&T Bell Laboratories Chain logic scheme for programmed logic array
US4758746A (en) * 1985-08-12 1988-07-19 Monolithic Memories, Inc. Programmable logic array with added array of gates and added output routing flexibility
JPH0760854B2 (ja) * 1985-08-30 1995-06-28 株式会社日立製作所 一方向導通形スイツチング回路
US4658253A (en) * 1985-10-09 1987-04-14 Harris Corporation Internally synchronous matrix structure for use in externally asynchronous programmable devices
US4764691A (en) * 1985-10-15 1988-08-16 American Microsystems, Inc. CMOS programmable logic array using NOR gates for clocking
CA1257343A (en) * 1986-07-02 1989-07-11 Robert C. Rose Self-timed programmable logic array with pre-charge circuit
US4697105A (en) * 1986-07-23 1987-09-29 American Telephone And Telegraph Company, At&T Bell Laboratories CMOS programmable logic array
IT1195119B (it) * 1986-08-04 1988-10-12 Cselt Centro Studi Lab Telecom Perfezionamenti alle schiere logi che programmabili dinamiche a struttura nor nor realizzate in tecnolo gia c mos
US4771284A (en) * 1986-08-13 1988-09-13 International Business Machines Corporation Logic array with programmable element output generation
LU86790A1 (de) * 1986-09-17 1987-07-24 Siemens Ag Breitbandsignal-koppeleinrichtung
US5365165A (en) * 1986-09-19 1994-11-15 Actel Corporation Testability architecture and techniques for programmable interconnect architecture
US5309091A (en) * 1986-09-19 1994-05-03 Actel Corporation Testability architecture and techniques for programmable interconnect architecture
US5083083A (en) * 1986-09-19 1992-01-21 Actel Corporation Testability architecture and techniques for programmable interconnect architecture
US5341092A (en) * 1986-09-19 1994-08-23 Actel Corporation Testability architecture and techniques for programmable interconnect architecture
US5223792A (en) * 1986-09-19 1993-06-29 Actel Corporation Testability architecture and techniques for programmable interconnect architecture
US5367208A (en) * 1986-09-19 1994-11-22 Actel Corporation Reconfigurable programmable interconnect architecture
FR2611099B1 (fr) * 1987-02-12 1993-02-12 Bull Sa Reseau logique dynamique
US4797746A (en) * 1987-08-24 1989-01-10 Rockwell International Corporation Digital image interface system
JPH0193927A (ja) * 1987-10-06 1989-04-12 Fujitsu Ltd プログラム可能な論理回路
LU87431A1 (de) * 1988-06-08 1989-06-14 Siemens Ag Breitbandsignal-koppeleinrichtung
DE58906174D1 (de) * 1989-03-31 1993-12-16 Siemens Ag Breitbandsignal-Koppeleinrichtung.
JP2515853Y2 (ja) * 1989-04-06 1996-10-30 沖電気工業株式会社 ダイナミック型ｐｌａ回路
FR2650452B1 (fr) * 1989-07-27 1991-11-15 Sgs Thomson Microelectronics Point de croisement pour matrice de commutation
EP0477403B1 (de) * 1990-09-26 1995-01-18 Siemens Aktiengesellschaft Breitbandsignal-Koppeleinrichtung mit Ladungstransferschaltung in den Ausgangsleitungen
US5121005A (en) * 1991-04-01 1992-06-09 Motorola, Inc. Programmable logic array with delayed active pull-ups on the column conductors
US5332929A (en) * 1993-04-08 1994-07-26 Xilinx, Inc. Power management for programmable logic devices
US5740094A (en) * 1995-08-21 1998-04-14 International Business Machines Corporation Self-timed multiplier array
US6222383B1 (en) * 1996-12-26 2001-04-24 Micro Magic, Inc. Controlled PMOS load on a CMOS PLA

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1042852B (it) * 1974-09-30 1980-01-30 Siemens Ag Disposizione di circuiti logici integrata e programmabile
DE2455178C2 (de) * 1974-11-21 1982-12-23 Siemens AG, 1000 Berlin und 8000 München Integrierte, programmierbare Logikanordnung
US4346310A (en) * 1980-05-09 1982-08-24 Motorola, Inc. Voltage booster circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61154315A (ja) * 1984-12-21 1986-07-14 ナームローゼ　フエンノートチヤツプ　フイリツプス　グロエイラムペンフアブリーケン 無比率ｆｅｔプログラム可能論理配列

Also Published As

Publication number Publication date
FR2544143B1 (fr) 1991-01-25
JPH0457129B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1992-09-10
GB2138189A (en) 1984-10-17
US4577190A (en) 1986-03-18
DE3413139C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1992-07-09
FR2544143A1 (fr) 1984-10-12
GB8409337D0 (en) 1984-05-23
GB2138189B (en) 1986-10-08
DE3413139A1 (de) 1984-10-11

Similar Documents

Publication Publication Date Title
JPS59200527A (ja) 叉点プレインを有する回路
US4710650A (en) Dual domino CMOS logic circuit, including complementary vectorization and integration
JPS5866420A (ja) ２導体のデ−タカラムを有する記憶論理アレイ
JPH04246913A (ja) 半導体論理回路
JP3526921B2 (ja) ラッチ制御型出力ドライバ
EP0176559B1 (en) A semiconductor logic circuit
EP0128194B1 (en) Programmed logic array
JPH03231515A (ja) プログラマブル論理装置
US6476644B2 (en) Clocked logic gate circuit
US4659948A (en) Programmable logic array
JPS5824879B2 (ja) 条件付き予備充電回路
JP3986103B2 (ja) 半導体集積回路
KR20040010206A (ko) 버스 인터페이스 회로 및 리시버 회로
US4866432A (en) Field programmable matrix circuit for EEPROM logic cells
US5070262A (en) Signal transmission circuit
US4636661A (en) Ratioless FET programmable logic array
JPH0671203B2 (ja) 論理回路
JP2639207B2 (ja) 出力回路
EP0254786B1 (en) Programmable logic array and gates therefor
EP0191699A2 (en) Sens amplifier bit line isolation scheme
JPS596629A (ja) プログラマブルロジツクアレイ
JPS6264124A (ja) プログラマブル・ロジツク・デバイス
JPH07221605A (ja) ラッチ回路並びにそれを用いたレジスタ回路およびパイプライン処理回路
JP2692347B2 (ja) 論理回路
JPH10190447A (ja) 電荷共有を減少させる回路