JPS59188232A - フエイルセイフ出力方法 - Google Patents
フエイルセイフ出力方法Info
- Publication number
- JPS59188232A JPS59188232A JP6221283A JP6221283A JPS59188232A JP S59188232 A JPS59188232 A JP S59188232A JP 6221283 A JP6221283 A JP 6221283A JP 6221283 A JP6221283 A JP 6221283A JP S59188232 A JPS59188232 A JP S59188232A
- Authority
- JP
- Japan
- Prior art keywords
- output
- cpu
- selector
- fail
- safe
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/007—Fail-safe circuits
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Electric Propulsion And Braking For Vehicles (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6221283A JPS59188232A (ja) | 1983-04-11 | 1983-04-11 | フエイルセイフ出力方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6221283A JPS59188232A (ja) | 1983-04-11 | 1983-04-11 | フエイルセイフ出力方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59188232A true JPS59188232A (ja) | 1984-10-25 |
| JPH0523087B2 JPH0523087B2 (cs) | 1993-03-31 |
Family
ID=13193606
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6221283A Granted JPS59188232A (ja) | 1983-04-11 | 1983-04-11 | フエイルセイフ出力方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59188232A (cs) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6194953U (cs) * | 1984-11-27 | 1986-06-19 | ||
| JPH06202895A (ja) * | 1992-06-15 | 1994-07-22 | Nippon Signal Co Ltd:The | 論理演算回路 |
-
1983
- 1983-04-11 JP JP6221283A patent/JPS59188232A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6194953U (cs) * | 1984-11-27 | 1986-06-19 | ||
| JPH06202895A (ja) * | 1992-06-15 | 1994-07-22 | Nippon Signal Co Ltd:The | 論理演算回路 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0523087B2 (cs) | 1993-03-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4049957A (en) | Dual computer system | |
| JPS59188232A (ja) | フエイルセイフ出力方法 | |
| JPS63271540A (ja) | フエイルセイフ形コンピユ−タ装置 | |
| JPS61180330A (ja) | Aluシステム | |
| JPS5812062A (ja) | 並列電子計算機システムの出力装置 | |
| JPS6227831A (ja) | 演算器チエツク回路 | |
| JP2878780B2 (ja) | 電子連動装置 | |
| JPH07152705A (ja) | フェール・セーフプロセッサを用いたデータ転送システム | |
| JP2000181736A (ja) | フェールセーフ照合装置 | |
| SU413484A1 (cs) | ||
| JP2003044309A (ja) | バス照合回路 | |
| JPS58200352A (ja) | 演算オプシヨンハ−ドウエアにおける診断方式 | |
| RU1795461C (ru) | Трехканальное мажоритарно-резервированное устройство | |
| JPS61150062A (ja) | 割込み制御回路 | |
| JPS58117530U (ja) | アナログ/デイジタル変換機能診断回路 | |
| JPH0293954A (ja) | マイクロプロセサ | |
| JPS5941066A (ja) | 制御装置のデ−タ照合方法 | |
| JPS5850035A (ja) | キ−ボ−ド制御装置 | |
| JPH01116801A (ja) | 二重系切換方式 | |
| JPS63266515A (ja) | キ−ボ−ド | |
| JPH02263209A (ja) | 連動装置 | |
| JPS61205875A (ja) | マイクロコンピユ−タチツプの動作試験器 | |
| JPS58208857A (ja) | テスト機能を有する回路装置 | |
| JPS63197260A (ja) | 記憶装置制御方式 | |
| JPS63115240A (ja) | 障害検出方式 |