JPS59184954A - マイクロコンピユ−タシステム用開発装置 - Google Patents

マイクロコンピユ−タシステム用開発装置

Info

Publication number
JPS59184954A
JPS59184954A JP58060231A JP6023183A JPS59184954A JP S59184954 A JPS59184954 A JP S59184954A JP 58060231 A JP58060231 A JP 58060231A JP 6023183 A JP6023183 A JP 6023183A JP S59184954 A JPS59184954 A JP S59184954A
Authority
JP
Japan
Prior art keywords
reset signal
reset
development
input
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58060231A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6310456B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Tatsuya Kamei
達也 亀井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP58060231A priority Critical patent/JPS59184954A/ja
Publication of JPS59184954A publication Critical patent/JPS59184954A/ja
Publication of JPS6310456B2 publication Critical patent/JPS6310456B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP58060231A 1983-04-04 1983-04-04 マイクロコンピユ−タシステム用開発装置 Granted JPS59184954A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58060231A JPS59184954A (ja) 1983-04-04 1983-04-04 マイクロコンピユ−タシステム用開発装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58060231A JPS59184954A (ja) 1983-04-04 1983-04-04 マイクロコンピユ−タシステム用開発装置

Publications (2)

Publication Number Publication Date
JPS59184954A true JPS59184954A (ja) 1984-10-20
JPS6310456B2 JPS6310456B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-03-07

Family

ID=13136192

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58060231A Granted JPS59184954A (ja) 1983-04-04 1983-04-04 マイクロコンピユ−タシステム用開発装置

Country Status (1)

Country Link
JP (1) JPS59184954A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61214037A (ja) * 1985-03-20 1986-09-22 Ando Electric Co Ltd インサ−キツトエミユレ−タのプロ−ブ制御回路
JPH01270148A (ja) * 1988-04-21 1989-10-27 Nec Ic Microcomput Syst Ltd エミュレーター
JPH01292442A (ja) * 1988-05-19 1989-11-24 Hitachi Ltd エミュレータ及びマルチエミュレーションブレーク方法
JPH03266136A (ja) * 1990-03-16 1991-11-27 Nec Corp エバリュエーションチップ

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01163868U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1988-05-09 1989-11-15

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61214037A (ja) * 1985-03-20 1986-09-22 Ando Electric Co Ltd インサ−キツトエミユレ−タのプロ−ブ制御回路
JPH01270148A (ja) * 1988-04-21 1989-10-27 Nec Ic Microcomput Syst Ltd エミュレーター
JPH01292442A (ja) * 1988-05-19 1989-11-24 Hitachi Ltd エミュレータ及びマルチエミュレーションブレーク方法
JPH03266136A (ja) * 1990-03-16 1991-11-27 Nec Corp エバリュエーションチップ

Also Published As

Publication number Publication date
JPS6310456B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-03-07

Similar Documents

Publication Publication Date Title
US5751942A (en) Trace event detection during trace enable transitions
JP3210466B2 (ja) Ｃｐｕコア、該ｃｐｕコアを有するａｓｉｃ、及び該ａｓｉｃを備えたエミュレーションシステム
US5345580A (en) Microprocessor device and emulator device thereof
JPH10228393A (ja) 二重プロセッサ回路の動作をシミュレーションするためのコンピュータ実行方法及び信号プロセッサシミュレータ
JPS59184954A (ja) マイクロコンピユ−タシステム用開発装置
JP2003140919A (ja) プロセッサのルーチン実行順を検証するシミュレーション方法並びにデバッグ方法、デバッガプログラム及びその記録媒体
JPS6360424B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2001249823A (ja) マイクロコンピュータ開発支援装置
KR100223096B1 (ko) 내부 메모리 맵 레지스터를 관측하는 방법 및 장치
US6957370B2 (en) Digital signal processor including an interface therein capable of allowing direct access to registers from an external device
JPH0550016B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2520158B2 (ja) ディジタルシグナルプロセッサのデバッグ方式
JPS62164140A (ja) デ−タ処理システムの試験方法
KR100189977B1 (ko) 트레이스기능을 구비한 에뮬레이터시스템과 그 트레이스방법
JPH01307837A (ja) Ｍｐｕシミュレーション方法及びｍｐｕシミュレータ
JPS58134338A (ja) デイジタル計算機の制御方式
JPH04213125A (ja) プログラムデバッグ方法
JPH04123235A (ja) マイクロプログラムのデバッグ方式及び方法
JPH03216734A (ja) データ処理方法及び中央処理装置
JPH01253043A (ja) 入出力制御装置
JPH0444973B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS5840672A (ja) 試験装置
JPH05241879A (ja) システム開発支援装置
JPH0635760A (ja) トレース機能付バッファ装置
JPS62130437A (ja) Ｌｓｉトレ−ス方式