JPS59177629A - デ−タ転送システム - Google Patents

デ−タ転送システム

Info

Publication number
JPS59177629A
JPS59177629A JP5310583A JP5310583A JPS59177629A JP S59177629 A JPS59177629 A JP S59177629A JP 5310583 A JP5310583 A JP 5310583A JP 5310583 A JP5310583 A JP 5310583A JP S59177629 A JPS59177629 A JP S59177629A
Authority
JP
Japan
Prior art keywords
terminal
data transfer
transfer system
terminals
present
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP5310583A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6145271B2 (enExample
Inventor
Mitsuo Shikamata
鹿又　光雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yokogawa Electric Corp
Original Assignee
Yokogawa Hokushin Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yokogawa Hokushin Electric Corp filed Critical Yokogawa Hokushin Electric Corp
Priority to JP5310583A priority Critical patent/JPS59177629A/ja
Publication of JPS59177629A publication Critical patent/JPS59177629A/ja
Publication of JPS6145271B2 publication Critical patent/JPS6145271B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)
  • Small-Scale Networks (AREA)
JP5310583A 1983-03-29 1983-03-29 デ−タ転送システム Granted JPS59177629A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5310583A JPS59177629A (ja) 1983-03-29 1983-03-29 デ−タ転送システム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5310583A JPS59177629A (ja) 1983-03-29 1983-03-29 デ−タ転送システム

Publications (2)

Publication Number Publication Date
JPS59177629A true JPS59177629A (ja) 1984-10-08
JPS6145271B2 JPS6145271B2 (enExample) 1986-10-07

Family

ID=12933504

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5310583A Granted JPS59177629A (ja) 1983-03-29 1983-03-29 デ−タ転送システム

Country Status (1)

Country Link
JP (1) JPS59177629A (enExample)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62235666A (ja) * 1986-04-04 1987-10-15 Nissin Electric Co Ltd 機能ユニツト制御システム
US4719622A (en) * 1985-03-15 1988-01-12 Wang Laboratories, Inc. System bus means for inter-processor communication
US4926419A (en) * 1985-03-15 1990-05-15 Wang Laboratories, Inc. Priority apparatus

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4719622A (en) * 1985-03-15 1988-01-12 Wang Laboratories, Inc. System bus means for inter-processor communication
US4926419A (en) * 1985-03-15 1990-05-15 Wang Laboratories, Inc. Priority apparatus
JPS62235666A (ja) * 1986-04-04 1987-10-15 Nissin Electric Co Ltd 機能ユニツト制御システム

Also Published As

Publication number Publication date
JPS6145271B2 (enExample) 1986-10-07

Similar Documents

Publication Publication Date Title
US5454085A (en) Method and apparatus for an enhanced computer system interface
US6173349B1 (en) Shared bus system with transaction and destination ID
AU589815B2 (en) Bus interface circuit for digital data processor
WO1989002127A1 (en) Method and apparatus for interconnecting busses in a multibus computer system
EP0066605A1 (en) "CHIP" TOPOGRAPHY FOR INTEGRATED CIRCUIT COMMUNICATION CONTROLLER.
US6539444B1 (en) Information processing apparatus having a bus using the protocol of the acknowledge type in the source clock synchronous system
JPS63255760A (ja) 制御システム
JPS58502027A (ja) 低デ−タ転送率の直列入出力インタ−フェイスをモニタするようにされた周辺装置
JPS59177629A (ja) デ−タ転送システム
JP2878445B2 (ja) データ印字方法
JPS63175962A (ja) 直接メモリアクセス制御装置とマルチマイクロコンピュータシステム内におけるデータ転送方法
JPH06105448B2 (ja) 優先使用遅延回路
US4630197A (en) Anti-mutilation circuit for protecting dynamic memory
EP0577431A2 (en) Method of resetting coupled modules and a system using the method
JP2820054B2 (ja) バスインタフェース装置
JP2859746B2 (ja) カード識別番号分配装置
JPH04148262A (ja) 同報転送装置
JPS63292356A (ja) Ｄｍａ制御装置
JPH02257352A (ja) Ｖｍｅバスを用いた高速ローカルバス
JPS61243557A (ja) ダイレクト・メモリ・アクセス制御回路
JPS62196757A (ja) 共用デ−タバスを用いたデ−タ転送方式
JPH0324694B2 (enExample)
JPH03228165A (ja) 優先順位判定装置
JPS63244160A (ja) バス制御方式
JPH0681158B2 (ja) デ−タ転送制御装置