JPS59174055A - ブロツクデ−タ送受信方法 - Google Patents
ブロツクデ−タ送受信方法Info
- Publication number
- JPS59174055A JPS59174055A JP58047223A JP4722383A JPS59174055A JP S59174055 A JPS59174055 A JP S59174055A JP 58047223 A JP58047223 A JP 58047223A JP 4722383 A JP4722383 A JP 4722383A JP S59174055 A JPS59174055 A JP S59174055A
- Authority
- JP
- Japan
- Prior art keywords
- data
- transmission
- reception
- command
- block
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
- G06F13/4226—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Communication Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58047223A JPS59174055A (ja) | 1983-03-23 | 1983-03-23 | ブロツクデ−タ送受信方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58047223A JPS59174055A (ja) | 1983-03-23 | 1983-03-23 | ブロツクデ−タ送受信方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59174055A true JPS59174055A (ja) | 1984-10-02 |
| JPH0210627B2 JPH0210627B2 (enExample) | 1990-03-08 |
Family
ID=12769185
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58047223A Granted JPS59174055A (ja) | 1983-03-23 | 1983-03-23 | ブロツクデ−タ送受信方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59174055A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61103345A (ja) * | 1984-10-26 | 1986-05-21 | Fuji Xerox Co Ltd | 電子複写機の制御装置 |
| JPH02228854A (ja) * | 1989-01-13 | 1990-09-11 | Internatl Business Mach Corp <Ibm> | データ通信システムおよびデータ通信方法 |
-
1983
- 1983-03-23 JP JP58047223A patent/JPS59174055A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61103345A (ja) * | 1984-10-26 | 1986-05-21 | Fuji Xerox Co Ltd | 電子複写機の制御装置 |
| JPH02228854A (ja) * | 1989-01-13 | 1990-09-11 | Internatl Business Mach Corp <Ibm> | データ通信システムおよびデータ通信方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0210627B2 (enExample) | 1990-03-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5944797A (en) | Data mover hardware controlled processing in a commanding system and in a commanded system for controlling frame communications on a link | |
| JPS639786B2 (enExample) | ||
| US5392425A (en) | Channel-initiated retry and unit check for peripheral devices | |
| JPH0142415B2 (enExample) | ||
| JPS609292B2 (ja) | デ−タ・ブロック間の時間間隔長制御方式 | |
| JPS59174055A (ja) | ブロツクデ−タ送受信方法 | |
| JPH0213158A (ja) | メツセージ伝送方法 | |
| US6006284A (en) | Method and apparatus for driving a parallel part to provide multiple modes of communications between a host and a peripheral | |
| JPS5833970B2 (ja) | プロセッサ間通信方式 | |
| EP0055741B1 (en) | Input/output system and method of communication for peripheral devices in data processing system | |
| JPS6335139B2 (enExample) | ||
| JPS624027B2 (enExample) | ||
| US5603057A (en) | System for initiating data transfer between input/output devices having separate address spaces in accordance with initializing information in two address packages | |
| EP0055763B1 (en) | Input/output processor and method of communication for data processing system | |
| JP2616607B2 (ja) | 実時間情報転送制御システム | |
| JPH0353736A (ja) | 受信バッファ制御方式 | |
| JPH089792Y2 (ja) | ホスト間通信用scsiアダプタ回路 | |
| JPH0378066A (ja) | デバイス切断方法 | |
| JPS6029987B2 (ja) | デ−タ転送制御方式 | |
| JPH0467223B2 (enExample) | ||
| JPH0478249A (ja) | 通信制御方法 | |
| JPH07105795B2 (ja) | ポ−リング制御方式 | |
| JP2001256171A (ja) | データ転送方法及びモジュール | |
| JPS62108640A (ja) | 回線アダプタ装置 | |
| JPH10320345A (ja) | バスコントローラ |