JPS59174024A - 半導体集積回路装置 - Google Patents
半導体集積回路装置Info
- Publication number
- JPS59174024A JPS59174024A JP58048225A JP4822583A JPS59174024A JP S59174024 A JPS59174024 A JP S59174024A JP 58048225 A JP58048225 A JP 58048225A JP 4822583 A JP4822583 A JP 4822583A JP S59174024 A JPS59174024 A JP S59174024A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- current
- semiconductor
- transistor
- injector
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 53
- 238000010586 diagram Methods 0.000 description 8
- 239000000758 substrate Substances 0.000 description 7
- 230000003321 amplification Effects 0.000 description 5
- 238000003199 nucleic acid amplification method Methods 0.000 description 5
- 238000002347 injection Methods 0.000 description 2
- 239000007924 injection Substances 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 235000006732 Torreya nucifera Nutrition 0.000 description 1
- 244000111306 Torreya nucifera Species 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/018—Coupling arrangements; Interface arrangements using bipolar transistors only
- H03K19/01806—Interface arrangements
- H03K19/01818—Interface arrangements for integrated injection logic (I2L)
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Logic Circuits (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Bipolar Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58048225A JPS59174024A (ja) | 1983-03-23 | 1983-03-23 | 半導体集積回路装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58048225A JPS59174024A (ja) | 1983-03-23 | 1983-03-23 | 半導体集積回路装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59174024A true JPS59174024A (ja) | 1984-10-02 |
JPH0526369B2 JPH0526369B2 (enrdf_load_html_response) | 1993-04-15 |
Family
ID=12797475
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58048225A Granted JPS59174024A (ja) | 1983-03-23 | 1983-03-23 | 半導体集積回路装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59174024A (enrdf_load_html_response) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5827436A (ja) * | 1981-08-11 | 1983-02-18 | Nec Ic Microcomput Syst Ltd | 半導体回路 |
-
1983
- 1983-03-23 JP JP58048225A patent/JPS59174024A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5827436A (ja) * | 1981-08-11 | 1983-02-18 | Nec Ic Microcomput Syst Ltd | 半導体回路 |
Also Published As
Publication number | Publication date |
---|---|
JPH0526369B2 (enrdf_load_html_response) | 1993-04-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4100431A (en) | Integrated injection logic to linear high impedance current interface | |
US4812891A (en) | Bipolar lateral pass-transistor for CMOS circuits | |
US3947865A (en) | Collector-up semiconductor circuit structure for binary logic | |
US5515007A (en) | Triple buffered amplifier output stage | |
JPH0249575B2 (enrdf_load_html_response) | ||
US3971060A (en) | TTL coupling transistor | |
JPS59174024A (ja) | 半導体集積回路装置 | |
JPS5944786B2 (ja) | 相補型mis回路装置 | |
US3780319A (en) | Bistable multivibrator | |
JPS594861B2 (ja) | スレショ−ルド効果集積論理回路 | |
JPH0124377B2 (enrdf_load_html_response) | ||
JPS58190132A (ja) | 飽和型論理回路 | |
US4185212A (en) | Level shifting circuit | |
US4740720A (en) | Integrated injection logic output circuit | |
JPH0493076A (ja) | 半導体集積回路装置 | |
KR890005033Y1 (ko) | Cmos집적회로에서의 대전류 출력회로 | |
Hart et al. | Bipolar LSI takes a new direction with integrated injection logic | |
JPH06343035A (ja) | 面積効率的低パワーバイポーラ電流モード論理 | |
JPH0733463Y2 (ja) | データ伝送回路 | |
JPS6255327B2 (enrdf_load_html_response) | ||
JP2633831B2 (ja) | バイポーラ型半導体集積回路 | |
JPS61150229A (ja) | 集積回路 | |
JPS626658B2 (enrdf_load_html_response) | ||
JPS63161658A (ja) | 半導体集積回路装置 | |
JPS5937894B2 (ja) | 集積論理回路装置 |