JPS59171093A - 記憶回路の記憶デ−タ変更方式 - Google Patents

記憶回路の記憶デ−タ変更方式

Info

Publication number
JPS59171093A
JPS59171093A JP58045403A JP4540383A JPS59171093A JP S59171093 A JPS59171093 A JP S59171093A JP 58045403 A JP58045403 A JP 58045403A JP 4540383 A JP4540383 A JP 4540383A JP S59171093 A JPS59171093 A JP S59171093A
Authority
JP
Japan
Prior art keywords
data
signal
circuit
storing circuit
address control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58045403A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6322380B2 (enExample
Inventor
Hajime Yamazaki
一 山崎
Ryoichi Shinoda
篠田　良一
Katsuhiro Yo
楊　勝博
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58045403A priority Critical patent/JPS59171093A/ja
Publication of JPS59171093A publication Critical patent/JPS59171093A/ja
Publication of JPS6322380B2 publication Critical patent/JPS6322380B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store

Landscapes

  • Monitoring And Testing Of Exchanges (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
JP58045403A 1983-03-18 1983-03-18 記憶回路の記憶デ−タ変更方式 Granted JPS59171093A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58045403A JPS59171093A (ja) 1983-03-18 1983-03-18 記憶回路の記憶デ−タ変更方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58045403A JPS59171093A (ja) 1983-03-18 1983-03-18 記憶回路の記憶デ−タ変更方式

Publications (2)

Publication Number Publication Date
JPS59171093A true JPS59171093A (ja) 1984-09-27
JPS6322380B2 JPS6322380B2 (enExample) 1988-05-11

Family

ID=12718283

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58045403A Granted JPS59171093A (ja) 1983-03-18 1983-03-18 記憶回路の記憶デ−タ変更方式

Country Status (1)

Country Link
JP (1) JPS59171093A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1986005349A1 (fr) * 1985-03-08 1986-09-12 Nippon Telegraph And Telephone Corporation Systeme de commutation en temps partage

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52153633A (en) * 1976-06-16 1977-12-20 Toshiba Corp Memory correcting system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52153633A (en) * 1976-06-16 1977-12-20 Toshiba Corp Memory correcting system

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1986005349A1 (fr) * 1985-03-08 1986-09-12 Nippon Telegraph And Telephone Corporation Systeme de commutation en temps partage
US4759012A (en) * 1985-03-08 1988-07-19 Nippon Telegraph And Telephone Corporation Time division switching system
DE3690103C2 (de) * 1985-03-08 1994-01-27 Nippon Telegraph & Telephone Zeitteilungsschalteinrichtung

Also Published As

Publication number Publication date
JPS6322380B2 (enExample) 1988-05-11

Similar Documents

Publication Publication Date Title
EP0055623B1 (en) Direct memory-access mode for a high-speed memory system
WO1980000383A1 (en) Memory system for programmable controller
JPS59171093A (ja) 記憶回路の記憶デ−タ変更方式
JPH01500935A (ja) 前以て決定された順位付けに従う２つの命令順序を実行する方法と装置
JPS6117026B2 (enExample)
JPS6236268B2 (enExample)
JPH01180620A (ja) ディスク制御装置
JPS5931743B2 (ja) 二重化システム
JPH0614355A (ja) 無中断ファイル更新システム
JPH07319720A (ja) プロセッサの系切替え方式
JPS602697B2 (ja) 情報処理システムの切替方式
JPH0520253A (ja) データ処理装置
JPS59195271A (ja) Ｃｒｔデイスプレイ用メモリ装置
JPS6034122B2 (ja) 情報処理装置における遅延時間の設定方法
JPS61134859A (ja) メモリのバツクアツプ制御方式
JPH0621984B2 (ja) マイクロプログラムロ−ド方式
JPH05120060A (ja) 障害データ採取方式
JPH0329021A (ja) プリンタサーバ
JPH05210566A (ja) メモリ装置及びメモリのデータ読取り／書込み方法
JPH02166519A (ja) マイクロプログラム制御方式
JPS6118043A (ja) Ｒｏｍ制御方式
JPS59132053A (ja) テストプログラム起動方式
JPH04373013A (ja) 磁気ディスク処理装置
JPS59107694A (ja) 自動交換機の分散制御方式
JPH01311331A (ja) 情報処理装置