JPS59170941A - 並列乗算器 - Google Patents

並列乗算器

Info

Publication number
JPS59170941A
JPS59170941A JP4546783A JP4546783A JPS59170941A JP S59170941 A JPS59170941 A JP S59170941A JP 4546783 A JP4546783 A JP 4546783A JP 4546783 A JP4546783 A JP 4546783A JP S59170941 A JPS59170941 A JP S59170941A
Authority
JP
Japan
Prior art keywords
multiplier
add
sub
subtraction
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4546783A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0345419B2 (enrdf_load_stackoverflow
Inventor
Yoshitaka Umeki
梅木 義孝
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP4546783A priority Critical patent/JPS59170941A/ja
Publication of JPS59170941A publication Critical patent/JPS59170941A/ja
Publication of JPH0345419B2 publication Critical patent/JPH0345419B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52Multiplying; Dividing
    • G06F7/523Multiplying only

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
JP4546783A 1983-03-18 1983-03-18 並列乗算器 Granted JPS59170941A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4546783A JPS59170941A (ja) 1983-03-18 1983-03-18 並列乗算器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4546783A JPS59170941A (ja) 1983-03-18 1983-03-18 並列乗算器

Publications (2)

Publication Number Publication Date
JPS59170941A true JPS59170941A (ja) 1984-09-27
JPH0345419B2 JPH0345419B2 (enrdf_load_stackoverflow) 1991-07-11

Family

ID=12720177

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4546783A Granted JPS59170941A (ja) 1983-03-18 1983-03-18 並列乗算器

Country Status (1)

Country Link
JP (1) JPS59170941A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0345419B2 (enrdf_load_stackoverflow) 1991-07-11

Similar Documents

Publication Publication Date Title
US3878985A (en) Serial-parallel multiplier using booth{3 s algorithm with combined carry-borrow feature
JPH02287874A (ja) 積和演算装置
US5870322A (en) Multiplier to selectively perform unsigned magnitude multiplication or signed magnitude multiplication
JPH08221256A (ja) 乗算器及び積和演算装置
JPS59170941A (ja) 並列乗算器
JPH01195574A (ja) ディジタル信号処理装置
JPH10111791A (ja) 除算装置
US4041296A (en) High-speed digital multiply-by-device
JPS6027024A (ja) 演算装置
JPH0371331A (ja) 乗算器
JPS63254525A (ja) 除算装置
JPH0335353A (ja) 離散的コサイン変換装置
JPS62221071A (ja) バタフライ演算回路及びそれを用いた高速フ−リエ変換装置
JP2734438B2 (ja) 乗算装置
SU640290A1 (ru) Устройство дл извлечени квадратного корн
KR100196520B1 (ko) 면적 개선을 위한 2의보수 변환 장치
JPH02115929A (ja) 乗算器
JP2001034457A (ja) 加減算回路
Cardarilli et al. Efficient VLSI Architecture for Residue to Binary Converter
KR940007569B1 (ko) 행렬 곱셈 회로
JP2744299B2 (ja) 演算処理装置及び方法
JPH04252332A (ja) 積和演算方法及びその装置
JPH03265925A (ja) プログラマブルコントローラ用乗算器
JPH02148326A (ja) 乗算器
JPS63197227A (ja) 加算器