JPH0345419B2 - - Google Patents

Info

Publication number
JPH0345419B2
JPH0345419B2 JP4546783A JP4546783A JPH0345419B2 JP H0345419 B2 JPH0345419 B2 JP H0345419B2 JP 4546783 A JP4546783 A JP 4546783A JP 4546783 A JP4546783 A JP 4546783A JP H0345419 B2 JPH0345419 B2 JP H0345419B2
Authority
JP
Japan
Prior art keywords
multiplier
bits
add
input
sub
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP4546783A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59170941A (ja
Inventor
Yoshitaka Umeki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP4546783A priority Critical patent/JPS59170941A/ja
Publication of JPS59170941A publication Critical patent/JPS59170941A/ja
Publication of JPH0345419B2 publication Critical patent/JPH0345419B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
JP4546783A 1983-03-18 1983-03-18 並列乗算器 Granted JPS59170941A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4546783A JPS59170941A (ja) 1983-03-18 1983-03-18 並列乗算器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4546783A JPS59170941A (ja) 1983-03-18 1983-03-18 並列乗算器

Publications (2)

Publication Number Publication Date
JPS59170941A JPS59170941A (ja) 1984-09-27
JPH0345419B2 true JPH0345419B2 (enrdf_load_stackoverflow) 1991-07-11

Family

ID=12720177

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4546783A Granted JPS59170941A (ja) 1983-03-18 1983-03-18 並列乗算器

Country Status (1)

Country Link
JP (1) JPS59170941A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS59170941A (ja) 1984-09-27

Similar Documents

Publication Publication Date Title
US4953115A (en) Absolute value calculating circuit having a single adder
JPH0479013B2 (enrdf_load_stackoverflow)
US4761760A (en) Digital adder-subtracter with tentative result correction circuit
US3610906A (en) Binary multiplication utilizing squaring techniques
JPS6132437Y2 (enrdf_load_stackoverflow)
US4556948A (en) Multiplier speed improvement by skipping carry save adders
US4878192A (en) Arithmetic processor and divider using redundant signed digit arithmetic
US3970833A (en) High-speed adder
US5038315A (en) Multiplier circuit
US4110831A (en) Method and means for tracking digit significance in arithmetic operations executed on decimal computers
JPH0331930A (ja) ディジタル信号処理システムにおける実時間２の補数コードの乗算方法及び装置
US3816734A (en) Apparatus and method for 2{40 s complement subtraction
US4873660A (en) Arithmetic processor using redundant signed digit arithmetic
US5870322A (en) Multiplier to selectively perform unsigned magnitude multiplication or signed magnitude multiplication
US3582634A (en) Electrical circuit for multiplying serial binary numbers by a parallel number
JPH0345419B2 (enrdf_load_stackoverflow)
JPS6027024A (ja) 演算装置
Blair The equivalence of twos-complement addition and the conversion of redundant-binary to twos-complement numbers
JP3071607B2 (ja) 乗算回路
JP3074958B2 (ja) 加算機能付きシリアル乗算器
US3659090A (en) Addition or subtraction circuit for the gray codes based on the modulus of 4
JP2000347834A (ja) Ｓｗ数系による演算回路
JPS6265131A (ja) 乗算器
KR100196520B1 (ko) 면적 개선을 위한 2의보수 변환 장치
JP2890412B2 (ja) 符号変換回路