JPS59161742A - 誤り訂正装置 - Google Patents
誤り訂正装置Info
- Publication number
- JPS59161742A JPS59161742A JP58035347A JP3534783A JPS59161742A JP S59161742 A JPS59161742 A JP S59161742A JP 58035347 A JP58035347 A JP 58035347A JP 3534783 A JP3534783 A JP 3534783A JP S59161742 A JPS59161742 A JP S59161742A
- Authority
- JP
- Japan
- Prior art keywords
- data
- error
- error correction
- correction
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000001514 detection method Methods 0.000 abstract description 12
- 230000003111 delayed effect Effects 0.000 abstract description 3
- 238000004904 shortening Methods 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000010365 information processing Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
Landscapes
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Detection And Correction Of Errors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58035347A JPS59161742A (ja) | 1983-03-04 | 1983-03-04 | 誤り訂正装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58035347A JPS59161742A (ja) | 1983-03-04 | 1983-03-04 | 誤り訂正装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59161742A true JPS59161742A (ja) | 1984-09-12 |
JPS6334491B2 JPS6334491B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1988-07-11 |
Family
ID=12439325
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58035347A Granted JPS59161742A (ja) | 1983-03-04 | 1983-03-04 | 誤り訂正装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59161742A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS53104136A (en) * | 1977-02-23 | 1978-09-11 | Nec Corp | Micro program control unit |
JPS53112630A (en) * | 1977-03-14 | 1978-10-02 | Toshiba Corp | Information processor |
JPS578999A (en) * | 1980-06-19 | 1982-01-18 | Toshiba Corp | Memory controller |
-
1983
- 1983-03-04 JP JP58035347A patent/JPS59161742A/ja active Granted
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS53104136A (en) * | 1977-02-23 | 1978-09-11 | Nec Corp | Micro program control unit |
JPS53112630A (en) * | 1977-03-14 | 1978-10-02 | Toshiba Corp | Information processor |
JPS578999A (en) * | 1980-06-19 | 1982-01-18 | Toshiba Corp | Memory controller |
Also Published As
Publication number | Publication date |
---|---|
JPS6334491B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1988-07-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4653055A (en) | Method of correcting errors in bytes of teletext signals | |
EP0401763B1 (en) | Timing signal generating system | |
US5408476A (en) | One bit error correction method having actual data reproduction function | |
JPH1013386A (ja) | フレーム構成のデジタル信号のデータ誤り訂正方法及び それに利用する装置 | |
JPS59161742A (ja) | 誤り訂正装置 | |
KR100189531B1 (ko) | Cd-rom 드라이브에 있어서 섹터 데이타 디코딩방법 및 회로 | |
US5003540A (en) | Error correction coding and decoding circuit for digitally coded information | |
JP2725419B2 (ja) | 計数回路 | |
JP2858538B2 (ja) | 再シンドロームチェック方式 | |
JPH05347651A (ja) | データフレーム間の休止時間設定回路 | |
US6169773B1 (en) | System for synchronizing a block counter in a radio-data-system (RDS) receiver | |
JPH02126730A (ja) | ハミング符号化器 | |
SU1220128A1 (ru) | Устройство дл декодировани двоичного кода | |
JPH0758914B2 (ja) | Pcmダイナミツクシミユレ−タ | |
JP2510268B2 (ja) | デ―タ保持回路 | |
JPH0548581A (ja) | パリテイ付加方式 | |
JPH04261237A (ja) | データ受信装置 | |
JPS61157031A (ja) | パリテイ生成回路およびパリテイ検出回路 | |
JPS63298450A (ja) | デ−タ処理装置 | |
JPH0817378B2 (ja) | ブロツク同期方式 | |
JPS5958698A (ja) | 半導体集積記憶装置 | |
JPS62118658A (ja) | 直列一並列変換回路 | |
JPS5932049A (ja) | 誤り訂正符号発生兼誤り訂正用集積回路 | |
JPH01236817A (ja) | パルスカウント装置 | |
JPS61286914A (ja) | タイミング信号発生方式 |