JPS59158529A - 半導体装置の樹脂複数層封止方法 - Google Patents

半導体装置の樹脂複数層封止方法

Info

Publication number
JPS59158529A
JPS59158529A JP58031825A JP3182583A JPS59158529A JP S59158529 A JPS59158529 A JP S59158529A JP 58031825 A JP58031825 A JP 58031825A JP 3182583 A JP3182583 A JP 3182583A JP S59158529 A JPS59158529 A JP S59158529A
Authority
JP
Japan
Prior art keywords
gate
mold
frame
molding
inner molding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58031825A
Other languages
English (en)
Japanese (ja)
Other versions
JPH04385B2 (enExample
Inventor
Mitsugi Miyamoto
宮本 貢
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP58031825A priority Critical patent/JPS59158529A/ja
Publication of JPS59158529A publication Critical patent/JPS59158529A/ja
Publication of JPH04385B2 publication Critical patent/JPH04385B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
JP58031825A 1983-03-01 1983-03-01 半導体装置の樹脂複数層封止方法 Granted JPS59158529A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58031825A JPS59158529A (ja) 1983-03-01 1983-03-01 半導体装置の樹脂複数層封止方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58031825A JPS59158529A (ja) 1983-03-01 1983-03-01 半導体装置の樹脂複数層封止方法

Publications (2)

Publication Number Publication Date
JPS59158529A true JPS59158529A (ja) 1984-09-08
JPH04385B2 JPH04385B2 (enExample) 1992-01-07

Family

ID=12341852

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58031825A Granted JPS59158529A (ja) 1983-03-01 1983-03-01 半導体装置の樹脂複数層封止方法

Country Status (1)

Country Link
JP (1) JPS59158529A (enExample)

Also Published As

Publication number Publication date
JPH04385B2 (enExample) 1992-01-07

Similar Documents

Publication Publication Date Title
JP2010010702A (ja) 半導体装置の製造方法
US7537967B2 (en) Mold cleaning sheet and manufacturing method of a semiconductor device using the same
JPWO2002011966A1 (ja) 成形金型クリーニング用シートおよびそれを用いた半導体装置の製造方法
US5982625A (en) Semiconductor packaging device
JPS59158529A (ja) 半導体装置の樹脂複数層封止方法
CN110978751A (zh) 一种刷锡膏模具及锡膏印刷工艺
KR0151828B1 (ko) 패키지 성형장치
US7511366B2 (en) Multi-row substrate strip and method for manufacturing the same
CN100468669C (zh) 形成半导体封装以及在其上形成引线框的方法
US6096250A (en) Process for releasing a runner from an electronic device package on a laminate plate
KR0129218Y1 (ko) 볼 그리드 어레이 반도체 패키지 성형용 트랜스터 금형구조
JPS62229849A (ja) 樹脂封止型半導体装置の製造方法
KR200143010Y1 (ko) 반도체패키지용 몰드금형의 에어벤트 구조
KR950009260Y1 (ko) 반도체 패키지 성형용 금형의 캐비티 세정용 리드프레임
KR100206945B1 (ko) 버틈 리드 패키지의 제조방법
KR100404251B1 (ko) 파인 피치 볼 그리드 어레이 반도체 패키지 및 그의 몰딩장치
KR960014445B1 (ko) 집적회로 패키지의 플레쉬제거 방법 및 리드프레임 구조
KR0167276B1 (ko) 비엘피 패키지 및 그 제조방법
KR200292411Y1 (ko) 스몰 다이패드 패키지용 리드프레임
IT202300021597A1 (it) Procedimento per fabbricare dispositivi a semiconduttore e dispositivo a semiconduttore corrispondente
IT202100010763A1 (it) Procedimento per fabbricare dispositivi a semiconduttore, componente e dispositivo a semiconduttore corrispondenti
IT202200022416A1 (it) Procedimento per fabbricare dispositivi a semiconduttore e dispositivo a semiconduttore corrispondente
KR0145766B1 (ko) 반도체 패키지 및 그 제조방법
US6252309B1 (en) Packaged semiconductor substrate
JPH02205061A (ja) リードフレーム