JPS59152720A - デジタルアナログ変換回路 - Google Patents

デジタルアナログ変換回路

Info

Publication number
JPS59152720A
JPS59152720A JP2647083A JP2647083A JPS59152720A JP S59152720 A JPS59152720 A JP S59152720A JP 2647083 A JP2647083 A JP 2647083A JP 2647083 A JP2647083 A JP 2647083A JP S59152720 A JPS59152720 A JP S59152720A
Authority
JP
Japan
Prior art keywords
analog
output
decoder
circuit
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2647083A
Other languages
English (en)
Japanese (ja)
Other versions
JPH04418B2 (enrdf_load_stackoverflow
Inventor
Kazuo Watanabe
和雄 渡辺
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP2647083A priority Critical patent/JPS59152720A/ja
Publication of JPS59152720A publication Critical patent/JPS59152720A/ja
Publication of JPH04418B2 publication Critical patent/JPH04418B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66Digital/analogue converters
    • H03M1/74Simultaneous conversion
    • H03M1/76Simultaneous conversion using switching tree
    • H03M1/765Simultaneous conversion using switching tree using a single level of switches which are controlled by unary decoded digital signals
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66Digital/analogue converters
    • H03M1/68Digital/analogue converters with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits
    • H03M1/682Digital/analogue converters with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits both converters being of the unary decoded type
    • H03M1/685Digital/analogue converters with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits both converters being of the unary decoded type the quantisation value generators of both converters being arranged in a common two-dimensional array

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
JP2647083A 1983-02-19 1983-02-19 デジタルアナログ変換回路 Granted JPS59152720A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2647083A JPS59152720A (ja) 1983-02-19 1983-02-19 デジタルアナログ変換回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2647083A JPS59152720A (ja) 1983-02-19 1983-02-19 デジタルアナログ変換回路

Publications (2)

Publication Number Publication Date
JPS59152720A true JPS59152720A (ja) 1984-08-31
JPH04418B2 JPH04418B2 (enrdf_load_stackoverflow) 1992-01-07

Family

ID=12194398

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2647083A Granted JPS59152720A (ja) 1983-02-19 1983-02-19 デジタルアナログ変換回路

Country Status (1)

Country Link
JP (1) JPS59152720A (enrdf_load_stackoverflow)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59193621A (ja) * 1983-04-18 1984-11-02 Toshiba Corp デジタル−アナログ変換回路
JPS6376619A (ja) * 1986-09-19 1988-04-06 Matsushita Electric Ind Co Ltd デイジタル−アナログ変換装置
JPS6392130A (ja) * 1986-10-07 1988-04-22 Matsushita Electric Ind Co Ltd ディジタル−アナログ変換装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS544559A (en) * 1977-06-13 1979-01-13 Seiko Epson Corp D-a converter

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS544559A (en) * 1977-06-13 1979-01-13 Seiko Epson Corp D-a converter

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59193621A (ja) * 1983-04-18 1984-11-02 Toshiba Corp デジタル−アナログ変換回路
JPS6376619A (ja) * 1986-09-19 1988-04-06 Matsushita Electric Ind Co Ltd デイジタル−アナログ変換装置
JPS6392130A (ja) * 1986-10-07 1988-04-22 Matsushita Electric Ind Co Ltd ディジタル−アナログ変換装置

Also Published As

Publication number Publication date
JPH04418B2 (enrdf_load_stackoverflow) 1992-01-07

Similar Documents

Publication Publication Date Title
JPS56169935A (en) Digital-to-analog converting circuit
JPH0813004B2 (ja) A/d変換器
JPH02244910A (ja) ディジタル―アナログ変換器
JPS59152720A (ja) デジタルアナログ変換回路
US5235538A (en) Semiconductor operation device with memory for storing operation codes connected from coefficients prior to performing an operation on an input signal
EP0531604B1 (en) Digital sigma-delta modulator
CA2039697C (en) Digital-to-analog converter
US4580131A (en) Binarily weighted D to a converter ladder with inherently reduced ladder switching noise
JPS59175216A (ja) Ad変換器
JPS61239492A (ja) レジスタ回路及びその集積回路
CN114079466B (zh) 三阶连续时间Sigma-Delta模数转换器
JP2001127634A (ja) ディジタル・アナログ変換器
JPH03228434A (ja) 符号変換回路
JPH04138725A (ja) デジタル―アナログ変換装置
JPH04170112A (ja) R―2r型d/aコンバータ
JPS5983234A (ja) 大規模集積回路
JPS6037657B2 (ja) Dpcm装置
JPH01133424A (ja) Da変換回路
JPH01314023A (ja) ディジタル信号処理回路
JP2843563B2 (ja) 計数装置
JP2746493B2 (ja) 半導体集積回路
SU1172019A1 (ru) Четырехразр дный преобразователь двоичного кода в двоично-дес тичный
US4334213A (en) Circuit for addressing binarily addressable memories with BCD addresses
JPS61238124A (ja) A/dコンバ−タ
JPS6151451B2 (enrdf_load_stackoverflow)