JPS59144931A - 情報処理装置 - Google Patents

情報処理装置

Info

Publication number
JPS59144931A
JPS59144931A JP1863383A JP1863383A JPS59144931A JP S59144931 A JPS59144931 A JP S59144931A JP 1863383 A JP1863383 A JP 1863383A JP 1863383 A JP1863383 A JP 1863383A JP S59144931 A JPS59144931 A JP S59144931A
Authority
JP
Japan
Prior art keywords
input
connector
output control
connectors
code
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1863383A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6112304B2 (enrdf_load_stackoverflow
Inventor
Toshiyuki Shimizu
敏行 清水
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advantest Corp
Original Assignee
Advantest Corp
Takeda Riken Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advantest Corp, Takeda Riken Industries Co Ltd filed Critical Advantest Corp
Priority to JP1863383A priority Critical patent/JPS59144931A/ja
Publication of JPS59144931A publication Critical patent/JPS59144931A/ja
Publication of JPS6112304B2 publication Critical patent/JPS6112304B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP1863383A 1983-02-07 1983-02-07 情報処理装置 Granted JPS59144931A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1863383A JPS59144931A (ja) 1983-02-07 1983-02-07 情報処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1863383A JPS59144931A (ja) 1983-02-07 1983-02-07 情報処理装置

Publications (2)

Publication Number Publication Date
JPS59144931A true JPS59144931A (ja) 1984-08-20
JPS6112304B2 JPS6112304B2 (enrdf_load_stackoverflow) 1986-04-07

Family

ID=11977013

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1863383A Granted JPS59144931A (ja) 1983-02-07 1983-02-07 情報処理装置

Country Status (1)

Country Link
JP (1) JPS59144931A (enrdf_load_stackoverflow)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61198349A (ja) * 1985-02-28 1986-09-02 Toshiba Corp 情報処理装置
JPS62172476A (ja) * 1986-01-24 1987-07-29 Asahi Optical Co Ltd 測定デ−タ処理装置
WO1987006369A1 (en) * 1986-04-18 1987-10-22 Fanuc Ltd Method of assigning a board slot number
JPS63212951A (ja) * 1987-02-28 1988-09-05 Ricoh Co Ltd 画像形成装置
JPH03204059A (ja) * 1989-12-29 1991-09-05 Sharp Corp プログラム可能な制御装置
JPH04191952A (ja) * 1990-11-26 1992-07-10 Fujitsu Ltd 機番設定方式
JP2006178931A (ja) * 2004-11-25 2006-07-06 Canon Inc 制御基板及びそれを備えた画像形成装置、並びに制御基板の管理方法、コンピュータプログラム及びコンピュータ読み取り可能な記憶媒体
US9166609B2 (en) 2012-09-07 2015-10-20 Panasonic Corporation AD converter and receiving apparatus

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7006303B2 (ja) 2018-01-23 2022-01-24 マツダ株式会社 エンジンの制御方法及びエンジンシステム
JP7035557B2 (ja) 2018-01-23 2022-03-15 マツダ株式会社 エンジンの制御方法及びエンジンシステム
JP7205794B2 (ja) 2018-02-16 2023-01-17 マツダ株式会社 車両の制御方法、車両システム及び車両の制御装置

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61198349A (ja) * 1985-02-28 1986-09-02 Toshiba Corp 情報処理装置
JPS62172476A (ja) * 1986-01-24 1987-07-29 Asahi Optical Co Ltd 測定デ−タ処理装置
WO1987006369A1 (en) * 1986-04-18 1987-10-22 Fanuc Ltd Method of assigning a board slot number
JPS63212951A (ja) * 1987-02-28 1988-09-05 Ricoh Co Ltd 画像形成装置
JPH03204059A (ja) * 1989-12-29 1991-09-05 Sharp Corp プログラム可能な制御装置
JPH04191952A (ja) * 1990-11-26 1992-07-10 Fujitsu Ltd 機番設定方式
JP2006178931A (ja) * 2004-11-25 2006-07-06 Canon Inc 制御基板及びそれを備えた画像形成装置、並びに制御基板の管理方法、コンピュータプログラム及びコンピュータ読み取り可能な記憶媒体
US9166609B2 (en) 2012-09-07 2015-10-20 Panasonic Corporation AD converter and receiving apparatus

Also Published As

Publication number Publication date
JPS6112304B2 (enrdf_load_stackoverflow) 1986-04-07

Similar Documents

Publication Publication Date Title
US5274781A (en) Programmable controller module identification by interconnecting the input and output ports of a module in a predefined manner
US4281392A (en) Memory circuit for programmable machines
JP3030342B2 (ja) カード
US5038317A (en) Programmable controller module rack with a relative rack slot addressing mechanism
US4744025A (en) Arrangement for expanding memory capacity
JPS59144931A (ja) 情報処理装置
EP0041406B2 (en) Component identification in computer system
EP0352683B1 (en) Programmable controller module identification system
JPH04219823A (ja) Ｒｏｍデータの保護方法及び装置
EP0173746A1 (en) System of selecting address in input/output board
KR100720145B1 (ko) 마스터 모듈, 기능 모듈과 이를 포함하는 전자 디바이스 및ｉｄ데이터 설정방법
US6711658B2 (en) Architecture and configuring method for a computer expansion board
JPS58211232A (ja) マイクロコンピユ−タ出力回路
JPS59231625A (ja) アドレス設定方式
JPS5842545B2 (ja) メモリ−カ−ドのブロック選択方式
JP3696626B2 (ja) データ駆動型情報処理装置
KR100263589B1 (ko) 프로그래머블 로직 제어 장치의 확장 보드 인식장치 및 방법
KR890002324B1 (ko) 프로그램 가능 메모리 보호회로
JPS62229452A (ja) 周辺モジユ−ルアクセス方式
JPH01213731A (ja) Ｒｏｍ制御方式
JPS62159267A (ja) デバイス番号割付け方式
JPH01204118A (ja) 情報処理装置
JPS6242257A (ja) モジユ−ル識別方式
JPH06274254A (ja) 信号入出力基板
JPH04268659A (ja) オプションボードｉ／ｏアドレス設定方式